欢迎访问ic37.com |
会员登录 免费注册
发布采购

S29GL128N90TFI020 参数 Datasheet PDF下载

S29GL128N90TFI020图片预览
型号: S29GL128N90TFI020
PDF下载: 下载PDF文件 查看货源
内容描述: 3.0伏只页面模式闪存具有110纳米MirrorBit⑩工艺技术 [3.0 Volt-only Page Mode Flash Memory featuring 110 nm MirrorBit⑩ Process Technology]
分类和应用: 闪存内存集成电路光电二极管
文件页数/大小: 100 页 / 2678 K
品牌: SPANSION [ SPANSION ]
 浏览型号S29GL128N90TFI020的Datasheet PDF文件第54页浏览型号S29GL128N90TFI020的Datasheet PDF文件第55页浏览型号S29GL128N90TFI020的Datasheet PDF文件第56页浏览型号S29GL128N90TFI020的Datasheet PDF文件第57页浏览型号S29GL128N90TFI020的Datasheet PDF文件第59页浏览型号S29GL128N90TFI020的Datasheet PDF文件第60页浏览型号S29GL128N90TFI020的Datasheet PDF文件第61页浏览型号S29GL128N90TFI020的Datasheet PDF文件第62页  
D a t a
S h e e t
as in the standard program operation. See
for more
information.
The system must write the Program Resume command (address bits are don’t care) to exit
the Program Suspend mode and continue the programming operation. Further writes of the
Resume command are ignored. Another Program Suspend command can be written after the
device has resume programming.
Program Operation
or Write-to-Buffer
Sequence in Progress
Write address/data
XXXh/B0h
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Wait 15
μs
Read data as
required
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
No
Done
reading?
Yes
Write address/data
XXXh/30h
Write Program Resume
Command Sequence
Device reverts to
operation prior to
Program Suspend
Figure 3.
Program Suspend/Program Resume
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writ-
ing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are
then followed by the chip erase command, which in turn invokes the Embedded Erase algo-
rithm. The device does
not
require the system to preprogram prior to erase. The Embedded
Erase algorithm automatically preprograms and verifies the entire memory for an all zero data
pattern prior to electrical erase. The system is not required to provide any controls or timings
during these operations.
and
show the address and
data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read mode and
addresses are no longer latched. The system can determine the status of the erase operation
by using DQ7, DQ6, or DQ2. Refer to
for information on
these status bits.
Any commands written during the chip erase operation are ignored, including erase suspend
commands. However, note that a
hardware reset
immediately terminates the erase opera-
56
S29GL-N MirrorBit™ Flash Family
S29GL-N_00_B3 October 13, 2006