欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28329PVC 参数 Datasheet PDF下载

CY28329PVC图片预览
型号: CY28329PVC
PDF下载: 下载PDF文件 查看货源
内容描述: 133 MHz的扩频时钟合成器/驱动器,具有差分输出的CPU [133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs]
分类和应用: 驱动器时钟
文件页数/大小: 16 页 / 241 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28329PVC的Datasheet PDF文件第4页浏览型号CY28329PVC的Datasheet PDF文件第5页浏览型号CY28329PVC的Datasheet PDF文件第6页浏览型号CY28329PVC的Datasheet PDF文件第7页浏览型号CY28329PVC的Datasheet PDF文件第9页浏览型号CY28329PVC的Datasheet PDF文件第10页浏览型号CY28329PVC的Datasheet PDF文件第11页浏览型号CY28329PVC的Datasheet PDF文件第12页  
CY28329
Switching Characteristics
Over the Operating Range
[8]
Parameter
t
1
t
2
t
2
t
2
t
3
t
3
t
3
t
4
t
5
t
5
t
6
t
7
t
8
t
9
t
9
t
9
t
9
t
10
V
oh
V
ol
V
crossover
All
CPU
USB, REF,
DOT
PCI, 3V66
CPU
USB, REF,
DOT
PCI, 3V66
CPU
3V66 [0:1]
66BUFF[0:2]
PCI
3V66, PCI
CPU
3V66
USB, DOT
PCI
REF
ALL
CPU
CPU
CPU
CPU
Output
Description
Output Duty Cycle
[9]
Rise Time
Rising Edge Rate
Rising Edge Rate
Fall Time
Falling Edge Rate
Falling Edge Rate
CPU-CPU Skew
3V66-3V66 Skew
66BUFF-66BUFF Skew
PCI-PCI Skew
3V66-PCI Clock Skew
Cycle-Cycle Clock Jitter
Cycle-Cycle Clock Jitter
Cycle-Cycle Clock Jitter
Cycle-Cycle Clock Jitter
Cycle-Cycle Clock Jitter
POR timing
Rise/Fall Matching
High-level Output Voltage
including overshoot
Low-level Output Voltage
including undershoot
Crossover Voltage
Test Conditions
Measured at 1.5V
Measured differential waveform from
–0.35V to +0.35V
Between 0.4V and 2.4V
Between 0.4V and 2.4V
Measured differential waveform from
–0.35V to +0.35V
Between 2.4V and 0.4V
Between 2.4V and 0.4V
Measured at Crossover
Measured at 1.5V
Measured at 1.5V
Measured at 1.5V
3V66 leads. Measured at 1.5V
Measured at Crossover t
8 =
t
8A
– t
8B
With all outputs running
Measured at 1.5V t
9 =
t
9A
– t
9B
Measured at 1.5V t
9 =
t
9A
– t
9B
Measured at 1.5V t
9 =
t
9A
– t
9B
Measured at 1.5V t
9 =
t
9A
– t
9B
Measured at 1.5V
[10, 11]
Measured with test loads
[12, 13]
Measured with test loads
[13]
Min.
45
175
0.5
1.0
175
0.5
1.0
Max.
55
700
2.0
4.0
700
2.0
4.0
150
500
175
500
Unit
%
ns
ns
V/ns
ps
ns
V/ns
ps
ps
ps
ps
ns
ps
ps
ps
ps
ps
ms
mV
V
V
V
1.5
3.5
150
250
350
500
1000
1.0
0.92
–0.2
0.250
4.0
235
1.45
0.35
0.550
Measured with test loads
[13]
Measured with test loads
[13]
Notes:
8. All parameters specified with loaded outputs.
9. Duty cycle is measured at 1.5V when V
DD
= 3.3V. When V
DD
= 2.5V, duty cycle is measured at 1.25V.
10. POR starts when V
DD
reaches 1.5V.
11. All PULL-UPs must ramp at the same rate as V
DD
.
12. Determined as a fraction of 2*(Trp – Trn)/(Trp +Trn) Where Trp is a rising edge and Trn is an intersecting falling edge.
13. The test load is R
s
= 33.2 , R
p
= 49.9 in test circuit.
Rev 1.0, November 24, 2006
Page 8 of 16