欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28401OXCT 参数 Datasheet PDF下载

CY28401OXCT图片预览
型号: CY28401OXCT
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz差分缓冲器,用于PCI Express和SATA [100 MHz Differential Buffer for PCI Express and SATA]
分类和应用: 逻辑集成电路光电二极管驱动PC
文件页数/大小: 13 页 / 181 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28401OXCT的Datasheet PDF文件第4页浏览型号CY28401OXCT的Datasheet PDF文件第5页浏览型号CY28401OXCT的Datasheet PDF文件第6页浏览型号CY28401OXCT的Datasheet PDF文件第7页浏览型号CY28401OXCT的Datasheet PDF文件第9页浏览型号CY28401OXCT的Datasheet PDF文件第10页浏览型号CY28401OXCT的Datasheet PDF文件第11页浏览型号CY28401OXCT的Datasheet PDF文件第12页  
CY28401
1mS
SRC_STOP#
PWRDWN#
DIFT(Free Running
DIFC(Free Running
DIFT (Stoppable)
DIFC (Stoppable)
Figure 5. SRC_STOP# =Driven, PWRDWN# = Three-state
1mS
SRC_STOP#
PWRDWN#
DIFT(Free Running
DIFC(Free Running
DIFT (Stoppable)
DIFC (Stoppable)
Figure 6. SRC_STOP# =Three-state, PWRDWN# = Driven
1mS
SRC_STOP#
PWRDWN#
DIFT(Free Running
DIFC(Free Running
DIFT (Stoppable)
DIFC (Stoppable)
Figure 7. SRC_STOP# =Three-state, PWRDWN# = Three-state
Output Enable Clarification
The OE function may be implemented in two ways, via writing
a ‘0’ to SMBus register bit corresponding to output of interest
or by asserting an OE input pin LOW. In both methods, if
SMBus registered bit has been written LOW or the OE pin is
LOW or both, the output of interest will be three-stated. (The
assertion and deassertion of this signal is absolutely
asynchronous.)
Table 6. OE Functionality
OE (Pin)#
1
1
0
0
OE (SMBus Bit)
1
0
1
0
DIFT
Normal
Three-state
Three-state
Three-state
DIFC
Normal
Low
Low
Low
Rev 1.0, November 21, 2006
Page 8 of 13