欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28404OXC 参数 Datasheet PDF下载

CY28404OXC图片预览
型号: CY28404OXC
PDF下载: 下载PDF文件 查看货源
内容描述: CK409兼容的时钟合成器 [CK409-Compliant Clock Synthesizer]
分类和应用: 时钟
文件页数/大小: 19 页 / 216 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28404OXC的Datasheet PDF文件第5页浏览型号CY28404OXC的Datasheet PDF文件第6页浏览型号CY28404OXC的Datasheet PDF文件第7页浏览型号CY28404OXC的Datasheet PDF文件第8页浏览型号CY28404OXC的Datasheet PDF文件第10页浏览型号CY28404OXC的Datasheet PDF文件第11页浏览型号CY28404OXC的Datasheet PDF文件第12页浏览型号CY28404OXC的Datasheet PDF文件第13页  
CY28404
Byte 11: Control Register 11
Bit
7
6
0
0
@Pup
Reserved
Recovery_Frequency
Name
Reserved, set = 0
This bit allows selection of the frequency setting that the clock will be
restored to once the system is rebooted
0: Use Hardware settings
1: Use Last SW table Programmed values
To enable this function the register bit must first be set to “0” before toggling
to “1”.
0: Do not reload
1: Reset timer but continue to count.
This bit is set to “1” when the Watchdog times out. It is reset to “0” when
the system clears the WD_TIMER time stamp
Watchdog timer time stamp selection:
0000: Off
0001: 2 second
0010: 4 seconds
0011: 6 seconds
.
.
.
1110: 28 seconds
1111: 30 seconds
Description
5
0
Watchdog Time Stamp
Reload
4
3
2
1
0
0
0
0
0
0
WD_Alarm
WD_TIMER3
WD_TIMER2
WD_TIMER1
WD_TIMER0
Byte 12: Control Register 12
Bit
7
6
5
4
3
2
1
0
0
0
0
0
0
0
@Pup
0
0
Name
CPU_FSEL_N8
CPU_FSEL_N7
CPU_FSEL_N6
CPU_FSEL_N5
CPU_FSEL_N4
CPU_FSEL_N3
CPU_FSEL_N2
CPU_FSEL_N1
Description
If Prog_Freq_EN is set, the values programmed in CPU_FSEL_N[8:0] and
CPU_FSEL_M[6:0] will be used to determine the CPU output frequency.
The setting of FS_Override bit determines the frequency ratio for CPU and
other output clocks. When it is cleared, the same frequency ratio stated in
the Latched FS[E:A] register will be used. When it is set, the frequency
ratio stated in the SEL[4:0] register will be used.
Byte 13: Control Register 13
Bit
7
6
5
4
3
2
1
0
0
0
0
0
0
0
@Pup
0
0
Name
CPU_FSEL_N0
CPU_FSEL_M6
CPU_FSEL_M5
CPU_FSEL_M4
CPU_FSEL_M3
CPU_FSEL_M2
CPU_FSEL_M1
CPU_FSEL_M0
Description
If Prog_Freq_EN is set, the values programmed in CPU_FSEL_N[8:0] and
CPU_FSEL_M[6:0] will be used to determine the CPU output frequency.
The setting of FS_Override bit determines the frequency ratio for CPU and
other output clocks. When it is cleared, the same frequency ratio stated in
the Latched FS[E:A] register will be used. When it is set, the frequency
ratio stated in the SEL[4:0] register will be used.
Byte 14: Control Register 14
Bit
7
@Pup
0
FS_(E:A)
Name
Description
FS_Override
0 = Select operating frequency by FS(E:A) input pins
1 = Select operating frequency by FSEL(4:0) settings
Reserved, set = 0
Reserved, set = 0
6
5
0
0
Reserved
Reserved
Rev 1.0, November 22, 2006
Page 9 of 19