欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2SSTV857ZI-32T 参数 Datasheet PDF下载

CY2SSTV857ZI-32T图片预览
型号: CY2SSTV857ZI-32T
PDF下载: 下载PDF文件 查看货源
内容描述: 差分时钟缓冲器/驱动器DDR400 / PC3200兼容 [Differential Clock Buffer/Driver DDR400/PC3200-Compliant]
分类和应用: 驱动器逻辑集成电路电视光电二极管双倍数据速率PC时钟
文件页数/大小: 8 页 / 109 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第1页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第2页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第3页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第4页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第5页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第6页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第8页  
CY2SSTV857-32
AC Electrical Specifications
(continued)
[9, 10]
Parameter
t
CCJ
tjit(h-per)
t
PLH(
t
PD)
t
PHL(
t
PD)
t
SK(O)
t
PHASE
Description
Cycle to Cycle Jitter
[10]
Half-period jitter
[10, 13]
Low-to-High Propagation Delay, CLK to Y
High-to-Low Propagation Delay, CLK to Y
Any Output to Any Output Skew
Phase Error
[14]
[14]
Condition
f > 66 MHz
f > 66 MHz
Test Mode only
Min.
–75
–100
1.5
1.5
–50
Typ.
3.5
3.5
Max.
75
100
7.5
7.5
100
50
Unit
ps
ps
ns
ns
ps
ps
Ordering Information
Part Number
CY2SSTV857ZC–32
CY2SSTV857ZC–32T
CY2SSTV857LFC–32
[15]
CY2SSTV857LFC–32T
[15]
CY2SSTV857ZI–32
CY2SSTV857ZI–32T
CY2SSTV857LFI–32
[15]
CY2SSTV857LFI–32T
[15]
Lead-Free
CY2SSTV857ZXC–32
CY2SSTV857ZXC–32T
CY2SSTV857LFXC–32
[15]
CY2SSTV857LFXC–32T
[15]
CY2SSTV857ZXI–32
CY2SSTV857ZXI–32T
48-pin TSSOP
48-pin TSSOP–Tape and Reel
40-pin QFN
40-pin QFN–Tape and Reel
48-pin TSSOP
48-pin TSSOP–Tape and Reel
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Industrial, –40 to 85 C
Industrial, –40 to 85 C
48-pin TSSOP
48-pin TSSOP–Tape and Reel
40-pin QFN
40-pin QFN–Tape and Reel
48-pin TSSOP
48-pin TSSOP–Tape and Reel
40-pin QFN
40-pin QFN–Tape and Reel
Package Type
Product Flow
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Commercial, 0 to 70 C
Industrial, –40 to 85 C
Industrial, –40 to 85 C
Industrial, –40 to 85 C
Industrial, –40 to 85 C
857-32
0327L11
*SWR#
Marketing Part Number
Date Code and Fab Location
Lot Code
Figure 7. Actual Marking on the Device
Notes:
13. Period jitter and half-period jitter specifications are separate specifications that must be met independently of each other.
14. All differential input and output terminals are terminated with 120 /16 pF, as shown in
Figure 5.
15. The ordering part number differs from the marking on the actual device. See
Figure 7
for the actual marking on the device.
Rev 1.0, November 21, 2006
Page 7 of 8