欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL15101ZIT-XXX 参数 Datasheet PDF下载

SL15101ZIT-XXX图片预览
型号: SL15101ZIT-XXX
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程扩频时钟发生器( SSCG ) [Programmable Spread Spectrum Clock Generator (SSCG)]
分类和应用: 时钟发生器
文件页数/大小: 16 页 / 195 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL15101ZIT-XXX的Datasheet PDF文件第7页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第8页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第9页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第10页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第12页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第13页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第14页浏览型号SL15101ZIT-XXX的Datasheet PDF文件第15页  
SL15101
Output High Voltage
VOH1
IOH=10mA , If Pins 4, 6, 7 and
8 are programmed as
SSCLK/REFCLK
IOL=10mA, If Pins 4, 6, 7 and 8
are programmed as
SSCLK/REFCLK
VIN=VDD, Pins 4 and 8. If
outputs are programmed as
PD#, OE, SSON# or FS and no
pull-up/down resister used
VIN=GND, Pins 4 and 8. If
outputs are programmed as
PD#, OE, SSON# or FS and no
pull-up/down resister used
CMOS Level, if Pins 4 and 8
programmed as PD#, OE,
SSON# or FS
FIN=30MHz and all 4 clocks are
at 66MHz and +/-2.0% Spread
and CL=0
PD#=GND
Pins 4, 6, 7 and 8. If
programmed as SSCLK or
REFCLK
Minimum setting value
PCin
PCout
Maximum setting value
Resolution (programming steps)
CIN2
Pins 4 and 8
If programmed as PD#, OE,
SSON or FS
Pins 4, 6, 7 and 8. If
programmed as SSCLK or
REFCLK
VDD-0.4
-
-
V
Output Low Voltage
VOL1
-
-
0.4
V
Input High Current
IIH
-15
-
15
A
Input Low Current
IIL
-15
-
15
A
Pull-up or Down Resistors
RPU/D
90
160
230
k
Operating Supply Current
Standby Current
Output Leakage Current
Programmable
Input Capacitance at
Pins 2 and 3
IDD
ISBC
IOL
-
-
-10
-
-
-
-
7.2
80
-
8
40
0.5
4
8.6
100
10
-
-
-
6
mA
A
A
pF
pF
pF
pF
Input Capacitance
Load Capacitance
CL
-
-
15
pF
AC Electrical Characteristics (I-Grade)
Unless otherwise stated VDD= 2.5V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85 Deg C
Parameter
Input Frequency Range
Input Frequency Range
Symbol
FIN1
FIN2
Condition
Crystal or Ceramic Resonator
External Clock
SSCLK
REFCLK, crystal or resonator input
REFCLK, clock input
SSCLK
Min
8
8
3
0.25
0.25
45
Typ
-
-
-
-
-
50
Max
48
166
200
48
166
55
Unit
MHz
MHz
MHz
MHz
MHz
%
Output Frequency Range
FOUT1
Output Frequency Range
FOUT2
Output Frequency Range
FOUT3
Output Duty Cycle
DC1
Rev 1.8, August 10, 2007
Page 11 of 16