欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPSD3233 参数 Datasheet PDF下载

UPSD3233图片预览
型号: UPSD3233
PDF下载: 下载PDF文件 查看货源
内容描述: 闪存可编程系统设备与8032微控制器内核 [Flash Programmable System Devices with 8032 Microcontroller Core]
分类和应用: 闪存微控制器
文件页数/大小: 170 页 / 2708 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号UPSD3233的Datasheet PDF文件第119页浏览型号UPSD3233的Datasheet PDF文件第120页浏览型号UPSD3233的Datasheet PDF文件第121页浏览型号UPSD3233的Datasheet PDF文件第122页浏览型号UPSD3233的Datasheet PDF文件第124页浏览型号UPSD3233的Datasheet PDF文件第125页浏览型号UPSD3233的Datasheet PDF文件第126页浏览型号UPSD3233的Datasheet PDF文件第127页  
uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV
Port Data Registers
The Port Data Registers, shown in Table
are
used by the MCU to write data to or read data from
the ports. Table
shows the register name, the
ports having each register type, and MCU access
for each register type. The registers are described
below.
Data In.
Port pins are connected directly to the
Data In buffer. In MCU I/O Input Mode, the pin in-
put is read through the Data In buffer.
Data Out Register.
Stores output data written by
the MCU in the MCU I/O Output Mode. The con-
tents of the Register are driven out to the pins if the
Direction Register or the output enable product
term is set to '1.' The contents of the register can
also be read back by the MCU.
Output Macrocells (OMC).
The CPLD Output
Macrocells (OMC) occupy a location in the MCU’s
address space. The MCU can read the output of
the Output Macrocells (OMC). If the OMC Mask
Table 99. Drive Register Pin Assignment
Drive
Register
Port A
Port B
Port C
Port D
Bit 7
Open
Drain
Open
Drain
Open
Drain
NA
(1)
Bit 6
Open
Drain
Open
Drain
Open
Drain
NA
(1)
Bit 5
Open
Drain
Open
Drain
Open
Drain
NA
(1)
Bit 4
Open
Drain
Open
Drain
Open
Drain
NA
(1)
Bit 3
Slew
Rate
Slew
Rate
Open
Drain
NA
(1)
Bit 2
Slew
Rate
Slew
Rate
Open
Drain
Slew
Rate
Bit 1
Slew
Rate
Slew
Rate
Open
Drain
Slew
Rate
Bit 0
Slew
Rate
Slew
Rate
Open
Drain
NA
(1)
Register Bits are not set, writing to the macrocell
loads data to the macrocell flip-flops. See
OMC Mask Register.
Each OMC Mask Register
Bit corresponds to an Output Macrocell (OMC) flip-
flop. When the OMC Mask Register Bit is set to a
'1,' loading data into the Output Macrocell (OMC)
flip-flop is blocked. The default value is '0' or un-
blocked.
Input Macrocells (IMC).
The Input Macrocells
(IMC) can be used to latch or store external inputs.
The outputs of the Input Macrocells (IMC) are rout-
ed to the PLD input bus, and can be read by the
MCU. See
Enable Out.
The Enable Out register can be read
by the MCU. It contains the output enable values
for a given port. A '1' indicates the driver is in out-
put mode. A '0' indicates the driver is in tri-state
and the pin is in input mode.
Note: 1. NA = Not Applicable.
Table 100. Port Data Registers
Register Name
Data In
Data Out
Output Macrocell
Mask Macrocell
Input Macrocell
Enable Out
Port
A,B,C,D
A,B,C,D
A,B,C
A,B,C
A,B,C
A,B,C
READ – input on pin
WRITE/READ
READ – outputs of macrocells
WRITE – loading macrocells flip-flop
WRITE/READ – prevents loading into a given
macrocell
READ – outputs of the Input Macrocells
READ – the output enable control of the port driver
MCU Access
123/170