欢迎访问ic37.com |
会员登录 免费注册
发布采购

S4242SS 参数 Datasheet PDF下载

S4242SS图片预览
型号: S4242SS
PDF下载: 下载PDF文件 查看货源
内容描述: 双电压监控电路,看门狗定时器 [Dual Voltage Supervisory Circuit With Watchdog Timer]
分类和应用: 监控
文件页数/大小: 16 页 / 105 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号S4242SS的Datasheet PDF文件第8页浏览型号S4242SS的Datasheet PDF文件第9页浏览型号S4242SS的Datasheet PDF文件第10页浏览型号S4242SS的Datasheet PDF文件第11页浏览型号S4242SS的Datasheet PDF文件第13页浏览型号S4242SS的Datasheet PDF文件第14页浏览型号S4242SS的Datasheet PDF文件第15页浏览型号S4242SS的Datasheet PDF文件第16页  
S4242/S42WD42/S4261/S42WD61
Sequential READ
Sequential READs can be initiated as either a current
address READ or random access READ. The first word is
transmitted as with the other byte read modes (current
address byte READ or random address byte READ);
however, the master now responds with an ACKnowledge,
indicating that it requires additional data from the
S42xxx. The S42xxx continues to output data for each
ACKnowledge received. The master terminates the se-
quential READ operation by not responding with an
ACKnowledge, and issues a STOP conditions.
During a sequential read operation, the internal address
counter is automatically incremented with each acknowl-
edge signal. For read operations, all address bits are
incremented, allowing the entire array to be read using a
single read command. After a count of the last memory
address, the address counter will ‘roll-over’ and the
memory will continue to output data. See Figure 14 for the
address, acknowledge and data transfer sequence.
Acknowledges from 42xxx
Acknowledge from
Master Receiver
Lack of
Acknowledge from
Master Receiver
SDA Bus
Activity
1 0 1 0
S
T Device
A Type
R Address
T
* * *
A A A R
10 9 8 W
A
C
Word Address
K
A A A A A A A A
7 6 5 4 3 2 1 0
A
C
K
A A A R
10 9 8 W
A
C
K
A
First Data Byte
C
K
D D D D D D D D
7 6 5 4 3 2 1 0
Last Data Byte
0
1 0 1 0
1
D D D D D D D D
7 6 5 4 3 2 1 0
1
S
T
O
P
A10,A9,A8
Read/Write
0= Write
S
T Device
A
Type
A10,A9,A80
R Address
Read/Write
T
1= Read
Slave Address
Master sends Read
request to Slave
Master Writes Word
Address to Slave
Slave Address
Master Requests
Data from Slave
Slave sends
Data to Master
Lack of ACK (low)
determines last
data byte to be read
Slave sends
Data to Master
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Master Transmitter
to
Slave Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
2025 ILL14.1
Shading Denotes
42xxx
SDA Output Active
* S4261/S42WD61 only
FIGURE 14. SEQUENTIAL READ OPERATION (starting with a Random Address READ)
2025 6.0 4/17/00
12