Technical Specification
Input:
Output:
Current:
Package:
35-75 V
12 V
30 A
Half-brick
Figure 13:
Output voltage response to step-change in load current (50%-
75%-50% of Iout(max); dI/dt = 0.1A/µs). Load cap: 47µF ceramic cap.
Top trace: Vout (500mV/div), Bottom trace: Iout (10A/div).
Figure 14:
Output voltage response to step-change in load current (50%-75%-
50% of Iout(max): dI/dt = 5A/µs). Load cap: 470µF, 15 m
Ω
ESR tantalum cap
and 47µF ceramic cap. Top trace: Vout (500mV/div), Bottom trace: Iout (10A/div).
See Fig. 17
source
impedance
4.7
µ
H
See Fig. 16
See Fig. 18
i
S
i
C
DC/DC
Converter
2x22 µF
local ceramic
capacitance
V
OUT
V
SOURCE
100 µF,
ESR
≅0.2Ω
electrolytic
capacitor
1 µF ceramic,
15 µF tantalum
Figure 15
:
Test set-up diagram showing measurement points for Input
Terminal Ripple Current (Figure 16), Input Reflected Ripple Current
(Figure 17) and Output Voltage Ripple (Figure 18).
Figure 16
:
Input Terminal Ripple Current, ic, at full rated output cur-
rent and nominal input voltage with 4.7
µ
H source impedance and
100
µ
F electrolytic capacitor (100 mA/div). (See Figure 15)
Figure 17:
Input reflected ripple current, is, through a 4.7
µ
H source
inductor at nominal input voltage and rated load current (10 mA/div).
(See Figure 15)
Product # BQ60120HEA30
Phone 1-888-567-9596
Figure 18:
Output voltage ripple at nominal input voltage and rated
load current (20 mV/div). Load capacitance: 2x22
µ
F ceramic capacitor.
Bandwidth: 500 MHz. (See Figure 15)
Doc.# 005-2BH612M Rev. B
09/02/05
Page 8
SYNQOR [ SYNQOR WORLDWIDE HEADQUARTERS ]
