C2510Fx / CC2511Fx
13.1.6
Timer Tick Generation
The power management controller generates
a tick or enable signal for the peripheral
timers, thus acting as a prescaler for the
timers. This is a global clock division for Timer
1, Timer 2, Timer 3, and Timer 4. The tick
speed is programmed from 0.203 to 26 MHz
for
CC2510Fx
assuming a 26 MHz crystal or
from 0.1875 to 24 MHz for
CC2511Fx
by setting
the
register appropriately.
Note:
cannot be set
higher than
The XDATA memory locations 0xFDA2-
0xFEFF (350 bytes) will lose all data when
PM2 or PM3 is entered. These locations will
contain undefined data when active mode is
re-entered.
The registers which retain their contents are
the CPU registers, peripheral registers and RF
registers, unless otherwise specified for a
given register bit field. Switching to power
modes PM2 and PM3 appears transparent to
software with the following exception:
•
Watchdog timer 15-bit counter is reset
to 0x0000 when entering PM2 or PM3
13.1.8
I/O and Radio
13.1.7
Data Retention
In PM2 and PM3, power is removed from most
of the internal circuitry. However, parts of
SRAM will retain its contents. The content of
internal registers is also retained in PM2 and
PM3, with some exceptions (see Table 31,
The XDATA memory locations 0xF000-
0xFFFF (4096 bytes) retain data in PM2 and
PM3. Please note the following exception:
13.2 Reset
The
CC2510Fx/CC2511Fx
has four reset sources.
The following events generate a reset:
•
Forcing RESET_N input pin low
•
A power-on reset condition
•
A brown-out reset condition
•
Watchdog timer reset condition
The initial conditions after a reset are as
follows:
•
I/O pins are configured as inputs with
pull-up, except P1_0 and P1_1.
•
CPU program counter is loaded with
0x0000 and program execution starts at
this address
•
All peripheral registers are initialized to
their reset values (refer to register
descriptions)
•
Watchdog timer is disabled
13.2.1
Power On Reset and Brown Out
Detector
I/O port pins P1_0 and P1_1 do not have
internal pull-up/pull-down resistors. These pins
should therefore be set as outputs or pulled
high/low externally to avoid leakage current.
To save power, the radio should be turned off
when it is not used.
Brown Out Detector (BOD) operating on the
regulated 1.8 V digital power supply only, The
BOD will protect the memory contents during
supply voltage variations which cause the
regulated 1.8 V power to drop below the
minimum level required by flash memory and
SRAM.
initially applied to the
CC2510Fx/CC2511Fx
the Power On Reset (POR)
and Brown Out Detector (BOD) will hold the
device in reset state until the supply voltage
reaches above the Power On Reset and
Brown Out voltages.
the 1.8V (typical) regulated supply voltage
together with the active low reset signals
BOD_RESET and POR_RESET shown in the
bottom of the figure (note that these signals
are not available but are included on the figure
for illustration purposes).
The cause of the last reset can read from the
register bits
It should be noted
that a BOD reset will be read as a POR reset.
When
power
is
The
CC2510Fx/CC2511Fx
includes a Power On
Reset (POR) providing correct initialization
during device power-on. Also included is a
SWRS055D
Page 81 of 243
TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
