欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2511F8RSP 参数 Datasheet PDF下载

CC2511F8RSP图片预览
型号: CC2511F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储电信集成电路射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2511F8RSP的Datasheet PDF文件第48页浏览型号CC2511F8RSP的Datasheet PDF文件第49页浏览型号CC2511F8RSP的Datasheet PDF文件第50页浏览型号CC2511F8RSP的Datasheet PDF文件第51页浏览型号CC2511F8RSP的Datasheet PDF文件第53页浏览型号CC2511F8RSP的Datasheet PDF文件第54页浏览型号CC2511F8RSP的Datasheet PDF文件第55页浏览型号CC2511F8RSP的Datasheet PDF文件第56页  
C2510Fx / CC2511Fx
11.3 CPU Registers
This section describes the internal registers
found in the CPU.
11.3.1
Data Pointers
The data pointer select bit, bit 0 in the Data
Pointer Select register
chooses which
data pointer to use during the execution of an
instruction that uses the data pointer, e.g. in
one of the above instructions.
The data pointers are two bytes
consisting of the following SFRs:
DPTR0 –
DPTR1 –
wide
The
CC2510Fx/CC2511Fx
has two data pointers,
DPTR0 and DPTR1, to accelerate the
movement of data blocks to/from memory. The
data pointers are generally used to access
CODE or XDATA space e.g.
MOVC A,@A+DPTR
MOV A,@DPTR
.
DPH0 (0x83) – Data Pointer 0 High Byte
Bit
7:0
Name
DPH0[7:0]
Reset
0
R/W
R/W
Description
Data pointer 0, high byte
DPL0 (0x82) – Data Pointer 0 Low Byte
Bit
7:0
Name
DPL0[7:0]
Reset
0
R/W
R/W
Description
Data pointer 0, low byte
DPH1 (0x85) – Data Pointer 1 High Byte
Bit
7:0
Name
DPH1[7:0]
Reset
0
R/W
R/W
Description
Data pointer 1, high byte
DPL1 (0x84) – Data Pointer 1 Low Byte
Bit
7:0
Name
DPL1[7:0]
Reset
0
R/W
R/W
Description
Data pointer 1, low byte
DPS (0x92) – Data Pointer Select
Bit
7:1
0
DPS
Name
Reset
0
0
R/W
R/W
R/W
Description
Not used
Data pointer select
0
1
DPTR0
DPTR1
11.3.2
Registers R0 - R7
The
CC2510Fx/CC2511Fx
provides four register
banks of eight registers each. These register
banks are in the DATA memory space at
addresses 0x00-0x07, 0x08-0x0F, 0x10-0x17
and 0x18-0x1F and are mapped to address
range 0xFF00 to 0xFF1F in the unified
memory space. Each register bank contains
the eight 8-bit register
R0
-
R7.
The register
bank to be used is selected through the
Program Status Word
11.3.3
Program Status Word
The Program Status Word (PSW) contains
several bits that show the current state of the
CPU. The Program Status Word is accessible
as an SFR and it is bit-addressable. The
PSW
register contains the Carry flag, Auxiliary Carry
SWRS055D
Page 52 of 243