欢迎访问ic37.com |
会员登录 免费注册
发布采购

TSC80C51-16IGR/883 参数 Datasheet PDF下载

TSC80C51-16IGR/883图片预览
型号: TSC80C51-16IGR/883
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS 0至44 MHz的单芯片8位微控制器 [CMOS 0 to 44 MHz Single-Chip 8 Bit Microcontroller]
分类和应用: 微控制器
文件页数/大小: 19 页 / 204 K
品牌: TEMIC [ TEMIC SEMICONDUCTORS ]
 浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第10页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第11页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第12页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第13页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第15页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第16页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第17页浏览型号TSC80C51-16IGR/883的Datasheet PDF文件第18页  
TSC80C31/80C51  
Explanation of the AC Symbol  
Each timing symbol has 5 characters. The first character Example :  
is always a “T” (stands for time). The other characters,  
TAVLL = Time for Address Valid to ALE low.  
depending on their positions, stand for the name of a  
signal or the logical status of that signal. The following  
is a list of all the characters and what they stand for.  
TLLPL = Time for ALE low to PSEN low.  
A : Address.  
C : Clock.  
D : Input data.  
Q : Output data.  
R : READ signal.  
T : Time.  
H : Logic level HIGH  
I : Instruction (program memory contents).  
L : Logic level LOW, or ALE.  
P : PSEN.  
V : Valid.  
W : WRITE signal.  
X : No longer a valid logic level.  
Z : Float.  
AC Parameters  
TA= 0 to + 70°C ; Vss= 0 V ; Vcc= 5 V ± 10 % ; F= 0 to 44 MHz  
TA= 0 to +70°C ; Vss= 0 V ; 2.7 V <Vcc < 5.5 V ; F= 0 to 16 MHz  
TA=–40°to+85°C;Vss=0V;2.7V<Vcc<5.5V;F=0to16MHz  
TA= –55° + 125°C; Vss= 0 V; Vcc= 5 V ± 10 % ; F= 0 to 40 MHz  
(Load Capacitance for PORT 0, ALE and PSEN = 100 pF ; Load  
Capacitance for all other outputs = 80 pF)  
External Program Memory Characteristics (values in ns)  
16 MHz 20 MHz 25 MHz 30 MHz 36 MHz 40 MHz 44 MHz  
min max min max min max min max min max min max min max  
SYMBOL  
TLHLL  
TAVLL  
TLLAX  
TLLIV  
TLLPL  
TPLPH  
TPLIV  
PARAMETER  
ALE Pulse Width  
110  
40  
90  
30  
35  
70  
20  
35  
60  
15  
35  
50  
10  
35  
40  
9
30  
7
Address valid to ALE  
Address Hold After ALE  
ALE to valid instr in  
35  
30  
20  
185  
170  
130  
100  
80  
70  
65  
ALE to PSEN  
45  
40  
30  
25  
80  
20  
75  
15  
65  
12  
54  
PSEN pulse Width  
165  
130  
100  
PSEN to valid instr in  
Input instr Hold After PSEN  
Input instr Float After PSEN  
PSEN to Address Valid  
Address to Valid instr in  
PSEN low to Address Float  
125  
50  
110  
45  
85  
35  
65  
30  
50  
25  
45  
20  
35  
10  
TPXIX  
TPXIZ  
0
0
0
0
0
0
0
TPXAV  
TAVIV  
TPLAZ  
55  
50  
40  
35  
30  
25  
15  
230  
10  
210  
10  
170  
8
130  
6
90  
5
80  
5
70  
5
External Program Memory Read Cycle  
TAVIV  
14  
MATRA MHS  
Rev. E (14 Jan.97)