欢迎访问ic37.com |
会员登录 免费注册
发布采购

W78L054C 参数 Datasheet PDF下载

W78L054C图片预览
型号: W78L054C
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICROCONTROLLER]
分类和应用: 微控制器
文件页数/大小: 22 页 / 242 K
品牌: TRIQUINT [ TRIQUINT SEMICONDUCTOR ]
 浏览型号W78L054C的Datasheet PDF文件第3页浏览型号W78L054C的Datasheet PDF文件第4页浏览型号W78L054C的Datasheet PDF文件第5页浏览型号W78L054C的Datasheet PDF文件第6页浏览型号W78L054C的Datasheet PDF文件第8页浏览型号W78L054C的Datasheet PDF文件第9页浏览型号W78L054C的Datasheet PDF文件第10页浏览型号W78L054C的Datasheet PDF文件第11页  
W78LE54C/W78L054C
4. Power-off Flag
***PCON - Power control (87H)
-
-
-
POF
GF1
GF0
PD
IDL
POF:
Power off flag. Bit is set by hardware when power on reset. It can be cleared by software
to determine chip reset is a warm boot or cold boot.
Power down mode bit. Set it to enter power down mode.
Idle mode bit. Set it to enter idle mode.
GF1, GF0: These two bits are general-purpose flag bits for the user.
PD:
IDL:
The power-off flag is located at PCON.4. This bit is set when V
DD
has been applied to the part. It can
be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software.
Watchdog Timer
The Watchdog timer is a free-running timer which can be programmed by the user to serve as a
system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the
system clock. The divider output is selectable and determines the time-out interval. When the time-out
occurs a system reset can also be caused if it is enabled. The main use of the Watchdog timer is as a
system monitor. This is important in real-time control applications. In case of power glitches or electro-
magnetic interference, the processor may begin to execute errant code. If this is left unchecked the
entire system may crash. The watchdog time-out selection will result in different time-out values
depending on the clock speed. The Watchdog timer will de disabled on reset. In general, software
should restart the Watchdog timer to put it into a known state. The control bits that support the
Watchdog timer are discussed below.
Watchdog Timer Control Register
BIT:
7
6
5
4
3
2
1
0
ENW
CLRW
WIDL
-
-
Address: 8FH
PS2
PS1
PS0
Mnemonic: WDTC
ENW : Enable watch-dog if set.
CLRW : Clear watch-dog timer and prescaler if set. This flag will be cleared automatically
WIDL : If this bit is set, watch-dog is enabled under IDLE mode. If cleared, watch-dog is disabled
under IDLE mode. Default is cleared.
PS2, PS1, PS0: Watch-dog prescaler timer select. Prescaler is selected when set PS2~0 as follows:
-7-
Publication Release Date: December 4, 2006
Revision A3