欢迎访问ic37.com |
会员登录 免费注册
发布采购

W3E32M72S-266BI 参数 Datasheet PDF下载

W3E32M72S-266BI图片预览
型号: W3E32M72S-266BI
PDF下载: 下载PDF文件 查看货源
内容描述: 32Mx72 DDR SDRAM [32Mx72 DDR SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 19 页 / 669 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号W3E32M72S-266BI的Datasheet PDF文件第8页浏览型号W3E32M72S-266BI的Datasheet PDF文件第9页浏览型号W3E32M72S-266BI的Datasheet PDF文件第10页浏览型号W3E32M72S-266BI的Datasheet PDF文件第11页浏览型号W3E32M72S-266BI的Datasheet PDF文件第13页浏览型号W3E32M72S-266BI的Datasheet PDF文件第14页浏览型号W3E32M72S-266BI的Datasheet PDF文件第15页浏览型号W3E32M72S-266BI的Datasheet PDF文件第16页  
White Electronic Designs
V
CC
, = +2.5V ± 0.2V; -55°C
T
A
+125°C
W3E32M72S-XBX
I
CC
SPECIFICATIONS AND CONDITIONS (NOTES 1-5, 10, 12, 14)
M
AX
250Mbs
333Mbs
200Mbs
266Mbs
650
800
25
225
175
250
825
975
1,450
50
25
2,025
650
800
25
225
175
250
825
755
1,450
50
25
2,000
575
725
25
200
150
225
725
675
1,400
50
25
1,750
Parameter/Condition
OPERATING CURRENT: One bank; Active-Precharge; t
RC
= t
RC
(MIN); t
CK
= t
CK
(MIN); DQ, DM, and
DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock
cycles; (22, 48)
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 2; t
RC
= t
RC
(MIN); t
CK
= t
CK
(MIN);
I
OUT
= 0mA; Address and control inputs changing once per clock cycle (22, 48)
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; Power-down mode; t
CK
= t
CK
(MIN); CKE = LOW; (23, 32, 50)
IDLE STANDBY CURRENT: CS# = HIGH; All banks idle; t
CK
= t
CK
(MIN); CKE = HIGH; Address and
other control inputs changing once per clock cycle. V
IN
= V
REF
for DQ, DQS, and DM (51)
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; Power-down mode; t
CK
= t
CK
(MIN);
CKE = LOW (23, 32, 50)
ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One bank; Active-Precharge; t
RC
= t
RAS
(MAX); t
CK
= t
CK
(MIN); DQ, DM, and DQS inputs changing twice per clock cycle; Address and other
control inputs changing once per clock cycle (22)
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control
inputs changing once per clock cycle; t
CK
= t
CK
(MIN); I
OUT
= 0mA (22, 48)
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control
inputs changing once per clock cycle; t
CK
= t
CK
(MIN); DQ, DM, and DQS inputs changing twice per
clock cycle (22)
AUTO REFRESH CURRENT
SELF REFRESH CURRENT: CKE ≤ 0.2V
t
REF
= t
RC
(MIN) (27, 50)
t
REF
= 7.8125µs (27, 50)
Standard (11)
Symbol
Units
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
I
CC0
I
CC1
I
CC2P
I
CC2F
I
CC3P
I
CC3N
I
CC4R
I
CC4W
I
CC5
I
CC5A
I
CC6
I
CC7
OPERATING CURRENT: Four bank interleaving READs (BL=4) with auto precharge, t
RC
=t
RC
(MIN);
t
CK
= t
CK
(MIN); Address and control inputs change only during Active READ or WRITE commands. (22,
49)
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
March 2006
Rev. 2
12
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com