欢迎访问ic37.com |
会员登录 免费注册
发布采购

W3HG264M72EER806AD7XG 参数 Datasheet PDF下载

W3HG264M72EER806AD7XG图片预览
型号: W3HG264M72EER806AD7XG
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB - 2x64Mx72 DDR2 SDRAM注册瓦特/ PLL ,小型VLP -DIMM [1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 14 页 / 212 K
品牌: WEDC [ WHITE ELECTRONIC DESIGNS CORPORATION ]
 浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第4页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第5页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第6页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第7页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第9页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第10页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第11页浏览型号W3HG264M72EER806AD7XG的Datasheet PDF文件第12页  
White Electronic Designs
W3HG264M72EER-AD7
ADVANCED
AC TIMING PARAMETERS (Continued)
0°C ≤ T
CASE
< +85°C; V
CCQ
= + 1.8V ± 0.1V, V
CC
= +1.8V ± 0.1V
AC CHARACTERISTICS
PARAMETER
DQS read preamble
Data Strobe
DQS write preamble setup time
DQS write preamble
DQS write postamble
Write command to first DQS
latching transition
Address and control input
pulse width for each input
Address and control input
setup time
Address and control input
hold time
Address and control input
setup time
Address and control input
hold time
CAS# to CAS# command
delay
Active to Active (same bank)
command
Active bank a to Active b bank
command
Active to Read or Write delay
Four Bank Activate period
Active to precharge command
Internal Read to precharge
command delay
Write recovery time
Auto precharge wirte recovery
and precharge time
Interval Write to Read
command delay
Precharge command period
Precharge All command period
Load Mode command cycle
time
CKE low to CK,CK#
uncertainty
SYMBOL
t
RPST
t
WPRES
t
WPRE
t
WPST
t
DQSS
t
IPW
t
ISa
t
IHa
t
ISb
t
IHb
t
CCD
t
RC
t
RRD
t
RCD
t
FAW
t
RAS
t
RTP
t
WR
t
DAL
t
WTR
t
RP
t
RPA
t
MRD
t
DELAY
MIN
TBD
TBD
TBD
TBD
TBD
806
MAX
TBD
TBD
TBD
TBD
TBD
665
MIN
0.4
0
0.35
0.4
WL-
0.25
0.6
400
400
200
275
2
55
7.5
15
37.5
40
7.5
15
t
WR
+t
RP
10
15
t
RP
+t
CK
2
t
IS
+t
CK+
t
IH
70,000
0.6
MAX
0.6
MIN
0.4
0
0.25
0.4
WL-
0.25
0.6
500
500
250
375
2
55
7.5
15
37.5
40
7.5
15
534
MAX
0.6
MIN
0.4
0
0.25
0.6
0.4
WL-
0.25
0.6
600
600
350
475
2
55
7.5
15
37.5
70,000
40
7.5
15
403
MAX
0.6
UNIT
t
CK
ps
t
CK
0.6
t
CK
t
CK
t
CK
ps
ps
ps
ps
t
CK
ns
ns
ns
ns
70,000
ns
ns
ns
ns
ns
ns
ns
t
CK
t
IS
+t
CK+
t
IH
ns
28
30
20, 33
23, 27
27
22
27
31
31
33
27
6, 21
6, 21
6, 21
6, 21
11
Notes
35
12, 13,
36
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Command and Address
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
t
WR
+t
RP
7.5
15
t
RP
+t
CK
2
t
IS
+t
CK+
t
IH
t
WR
+t
RP
10
15
t
RP
+t
CK
2
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
NOTE:
• AC specification is based on
MICRON
components. Other DRAM manufactures specification may be different.
December 2005
Rev. 0
8
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com