W79E532/W79L532
PD:
Setting this bit causes the W79E(L)532 to go into the POWER DOWN mode. In this mode all
the
clocks are stopped and program execution is frozen.
Setting this bit causes the W79E(L)532 to go into the IDLE mode. In this mode the clocks to
the
CPU are stopped, so program execution is frozen. But the clock to the serial, timer and
interrupt blocks is not stopped, and these blocks continue operating.
IDL:
Timer Control
Bit:
7
TF1
Mnemonic: TCON
TF1:
TR1:
TF0:
TR0:
IE1:
6
TR1
5
TF0
4
TR0
3
IE1
2
IT1
1
IE0
0
IT0
Address: 88h
Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared automatically when
the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or off.
Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared automatically when
the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or off.
Interrupt 1 edge detect: Set by hardware when an edge/level is detected on
INT1
. This bit is
cleared by hardware when the service routine is vectored to only if the interrupt was edge
triggered. Otherwise it follows the pin.
Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level triggered
external inputs.
Interrupt 0 edge detect: Set by hardware when an edge/level is detected on
INT0
. This bit is
cleared by hardware when the service routine is vectored to only if the interrupt was edge
triggered. Otherwise it follows the pin.
Interrupt 0 type control: Set/cleared by software to specify falling edge/ low level triggered
external inputs.
IT1:
IE0:
IT0:
Timer Mode Control
Bit:
7
GATE
6
C/T
5
M1
4
M0
3
GATE
2
C/T
1
M1
0
M0
TIMER1
Mnemonic: TMOD
TIMER0
Address: 89h
GATE: Gating control: When this bit is set, Timer/counter x is enabled only while
INTx
pin is high and
TRx control bit is set. When cleared, Timer x is enabled whenever TRx control bit is set.
- 11 -
Publication Release Date: November 21, 2005
Revision A5
WINBOND [ WINBOND ]
