欢迎访问ic37.com |
会员登录 免费注册
发布采购

X1202V8-4.5A 参数 Datasheet PDF下载

X1202V8-4.5A图片预览
型号: X1202V8-4.5A
PDF下载: 下载PDF文件 查看货源
内容描述: [Real Time Clock, Volatile, 0 Timer(s), CMOS, PDSO8, PLASTIC, TSSOP-8]
分类和应用: 时钟光电二极管外围集成电路
文件页数/大小: 23 页 / 173 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X1202V8-4.5A的Datasheet PDF文件第5页浏览型号X1202V8-4.5A的Datasheet PDF文件第6页浏览型号X1202V8-4.5A的Datasheet PDF文件第7页浏览型号X1202V8-4.5A的Datasheet PDF文件第8页浏览型号X1202V8-4.5A的Datasheet PDF文件第10页浏览型号X1202V8-4.5A的Datasheet PDF文件第11页浏览型号X1202V8-4.5A的Datasheet PDF文件第12页浏览型号X1202V8-4.5A的Datasheet PDF文件第13页  
X1202
SERIAL COMMUNICATION
Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
Figure 8. Valid Data Changes on the SDA Bus
SCL
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this family
operate as slaves in all applications.
Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 8.
SDA
Data Stable
Data Change
Data Stable
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met. See
Figure 9.
Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
Figure 9. Valid Start and Stop Conditions
SCL
the device into the Standby power mode after a read
sequence. A stop condition can only be issued after the
transmitting device has released the bus. See Figure 8.
Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle, the receiver will
pull the SDA line LOW to acknowledge that it received
the eight bits of data. Refer to Figure 10.
SDA
Start
Stop
REV 1.1.8 5/17/01
www.xicor.com
Characteristics subject to change without notice.
9 of 23