X24325
Block Protect Bits
The Block Protect Bits BP0 and BP1 determine which
blocks of the memory are write-protected:
Table 1. Block Protect Bits
Protected
Addresses
None
C00h–FFFh
800h–FFFh
0000h–FFFh
Upper 1/4
Upper 1/2
Full Array (WPR
not included)
6552 FRM T02
Programmable Hardware Write Protect
The Write Protect (WP) pin and the Write Protect
Enable (WPEN) bit in the Write Protect Register
control the programmable hardware write protect
feature. Hardware write protection is enabled when the
WP pin and the WPEN bit are both HIGH, and
disabled when either the WP pin is LOW or the WPEN
bit is LOW. When the chip is hardware write-protected,
nonvolatile writes are disabled to the Write Protect
Register, including the BP bits and the WPEN bit itself,
as well as to block-protected sections in the memory
array. Only the sections of the memory array that are
not block-protected can be written. Note that since the
WPEN bit is write-protected, it cannot be changed
back to a LOW state, and write protection is disabled
as long as the the WP pin is held HIGH. Table 2
defines the write protection status for each state of
WPEN and WP.
BP1
0
0
1
1
BP0
0
1
0
1
Table 2. Write Protect Status Table
Memory Array
(Not Block
Protected)
Writable
Writable
Writable
WP
0
X
1
WPEN
X
0
1
Memory Array
(Block Protected)
Protected
Protected
Protected
BP Bits
Writable
Writable
Protected
WPEN Bit
Writable
Writable
Protected
6552 FRM T03
10
XICOR [ XICOR INC. ]
