欢迎访问ic37.com |
会员登录 免费注册
发布采购

XCV400-6BG432C 参数 Datasheet PDF下载

XCV400-6BG432C图片预览
型号: XCV400-6BG432C
PDF下载: 下载PDF文件 查看货源
内容描述: 现场可编程门阵列 [Field Programmable Gate Arrays]
分类和应用: 现场可编程门阵列
文件页数/大小: 4 页 / 40 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XCV400-6BG432C的Datasheet PDF文件第1页浏览型号XCV400-6BG432C的Datasheet PDF文件第3页浏览型号XCV400-6BG432C的Datasheet PDF文件第4页  
R
Virtex2.5 V Field Programmable Gate Arrays  
Xilinx thoroughly benchmarked the Virtex family. While per-  
formance is design-dependent, many designs operated  
internally at speeds in excess of 100 MHz and can achieve  
200 MHz. Table 2 shows performance data for representa-  
tive circuits, using worst-case timing parameters.  
Virtex Architecture  
Virtex devices feature a flexible, regular architecture that  
comprises an array of configurable logic blocks (CLBs) sur-  
rounded by programmable input/output blocks (IOBs), all  
interconnected by a rich hierarchy of fast, versatile routing  
resources. The abundance of routing resources permits the  
Virtex family to accommodate even the largest and most  
complex designs.  
Table 2: Performance for Common Circuit Functions  
Function  
Bits  
Virtex -6  
Register-to-Register  
Virtex FPGAs are SRAM-based, and are customized by  
loading configuration data into internal memory cells. In  
some modes, the FPGA reads its own configuration data  
from an external PROM (master serial mode). Otherwise,  
the configuration data is written into the FPGA (Select-  
MAP, slave serial, and JTAG modes).  
16  
64  
5.0 ns  
7.2 ns  
Adder  
Pipelined Multiplier  
8 x 8  
5.1 ns  
6.0 ns  
16 x 16  
The standard Xilinx Foundationand Alliance Series™  
Development systems deliver complete design support for  
Virtex, covering every aspect from behavioral and sche-  
matic entry, through simulation, automatic design transla-  
tion and implementation, to the creation, downloading, and  
readback of a configuration bit stream.  
Address Decoder  
16  
64  
4.4 ns  
6.4 ns  
16:1 Multiplexer  
Parity Tree  
5.4 ns  
9
4.1 ns  
5.0 ns  
6.9 ns  
18  
36  
Higher Performance  
Virtex devices provide better performance than previous  
generations of FPGA. Designs can achieve synchronous  
system clock rates up to 200 MHz including I/O. Virtex  
inputs and outputs comply fully with PCI specifications, and  
interfaces can be implemented that operate at 33 MHz or 66  
MHz. Additionally, Virtex supports the hot-swapping  
requirements of Compact PCI.  
Chip-to-Chip  
HSTL Class IV  
200 MHz  
180 MHz  
LVTTL,16mA, fast slew  
Module 1 of 4  
2
www.xilinx.com  
1-800-255-7778  
DS003-1 (v2.5 ) April 2, 2001  
Product Specification