欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL38002QDG 参数 Datasheet PDF下载

ZL38002QDG图片预览
型号: ZL38002QDG
PDF下载: 下载PDF文件 查看货源
内容描述: 数字回声消除免提通讯 [Digital Echo Canceller for Hands Free Communication]
分类和应用: 数字传输接口电信电路
文件页数/大小: 51 页 / 579 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL38002QDG的Datasheet PDF文件第1页浏览型号ZL38002QDG的Datasheet PDF文件第2页浏览型号ZL38002QDG的Datasheet PDF文件第3页浏览型号ZL38002QDG的Datasheet PDF文件第5页浏览型号ZL38002QDG的Datasheet PDF文件第6页浏览型号ZL38002QDG的Datasheet PDF文件第7页浏览型号ZL38002QDG的Datasheet PDF文件第8页浏览型号ZL38002QDG的Datasheet PDF文件第9页  
ZL38002
Pin Description (continued)
QSOP
Pin #
5
TQFP
Pin #
48
Name
Rin
Description
Data Sheet
Receive PCM Signal Input (Input).
128 kbps to 4096 kbps serial PCM
input stream. Data may be in either companded or 2’s complement linear
format. This is the Receive Input channel from the line (or network) side.
Data bits are clocked in following SSI, GCI or ST-BUS timing requirements.
Send PCM Signal Input (Input).
128 kbps to 4096 kbps serial PCM input
stream. Data may be in either companded or 2’s complement linear format.
This is the Send Input channel (from the microphone). Data bits are
clocked in following SSI, GCI or ST-BUS timing requirements.
Internal Connection (Input).
Must be tied to Vss.
Master Clock (Input).
Nominal 20 MHz Master Clock input (can be
asynchronous relative to 8 KHz frame signal.) Tie together with MCLK2.
Internal Connection (Input).
Must be tied to Vss.
A/µ Law Select (Input).
When low, selects
µ−Law
companded PCM.
When high, selects A-Law companded PCM. This control is for both serial
pcm ports.
6
2
Sin
7
8
9,10,11
12
3
5
6, 7, 8
9
IC
MCLK
IC
LAW
13
11
FORMAT
ITU-T/Sign Mag (Input).
When low, selects sign-magnitude PCM code.
When high, selects ITU-T (G.711) PCM code. This control is for both serial
pcm ports.
RESET
SCLK
CS
DATA2
Reset / Power-down (Input).
An active low resets the device and puts the
ZL38002 into a low-power stand-by mode.
Serial Port Synchronous Clock (Input).
Data clock for the serial
microport interface.
Serial Port Chip Select (Input).
Enables serial microport interface data
transfers. Active low.
Serial Data Receive (Input).
In Motorola/National serial microport
operation, the DATA2 pin is used for receiving data. In Intel serial microport
operation, the DATA2 pin is not used and must be tied to Vss or Vdd.
Serial Data Port (Bidirectional).
In Motorola/National serial microport
operation, the DATA1 pin is used for transmitting data. In Intel serial
microport operation, the DATA1 pin is used for transmitting and receiving
data.
Positive Power Supply (Input).
Nominally 3.3 volts.
Send PCM Signal Output (Output).
128 kbps to 4096 kbps serial PCM
output stream. Data may be in either companded or 2’s complement linear
PCM format. This is the Send Out signal after acoustic echo cancellation
and non-linear processing. Data bits are clocked out following SSI, ST-
BUS or GCI timing requirements.
Receive PCM Signal Output (Output).
128 kbps to 4096 kbps serial PCM
output stream. Data may be in either companded or 2’s complement linear
PCM format. This is the Receive out signal after the AGC and gain control.
Data bits are clocked out following SSI, ST-BUS or GCI timing
requirements.
14
17
18
19
13
16
17
19
20
21
DATA1
22
23
23
24
VDD
Sout
24
26
Rout
4
Zarlink Semiconductor Inc.