欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F2421VN020EC 参数 Datasheet PDF下载

Z8F2421VN020EC图片预览
型号: Z8F2421VN020EC
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能8位微控制器Z8喝采! -R 64K系列 [High Performance 8-Bit Microcontrollers Z8 Encore!-R 64K Series]
分类和应用: 微控制器
文件页数/大小: 299 页 / 1995 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F2421VN020EC的Datasheet PDF文件第60页浏览型号Z8F2421VN020EC的Datasheet PDF文件第61页浏览型号Z8F2421VN020EC的Datasheet PDF文件第62页浏览型号Z8F2421VN020EC的Datasheet PDF文件第63页浏览型号Z8F2421VN020EC的Datasheet PDF文件第65页浏览型号Z8F2421VN020EC的Datasheet PDF文件第66页浏览型号Z8F2421VN020EC的Datasheet PDF文件第67页浏览型号Z8F2421VN020EC的Datasheet PDF文件第68页  
Z8 Encore!
®
64K Series
Product Specification
44
System Reset
During a System Reset, the 64K Series devices are held in Reset for 66 cycles of the
Watch-Dog Timer oscillator followed by 16 cycles of the system clock. At the beginning
of Reset, all GPIO pins are configured as inputs.
During Reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal
oscillator and Watch-Dog Timer oscillator continue to run. The system clock begins oper-
ating following the Watch-Dog Timer oscillator cycle count. The eZ8 CPU and on-chip
peripherals remain idle through the 16 cycles of the system clock.
Upon Reset, control registers within the Register File that have a defined Reset value are
loaded with their reset values. Other control registers (including the Stack Pointer, Regis-
ter Pointer, and Flags) and general-purpose RAM are undefined following Reset. The eZ8
CPU fetches the Reset vector at Program Memory addresses
0002H
and
0003H
and loads
that value into the Program Counter. Program execution begins at the Reset vector
address.
Reset Sources
vides more detailed information on the individual Reset sources. A Power-On Reset/Volt-
age Brown-Out event always takes priority over all other possible reset sources to ensure a
full system reset occurs.
Table 9. Reset Sources and Resulting Reset Type
Operating Mode
Normal or HALT
modes
Reset Source
Reset Type
Power-On Reset / Voltage Brown-Out System Reset
Watch-Dog Timer time-out
when configured for Reset
RESET pin assertion
On-Chip Debugger initiated Reset
(OCDCTL[0] set to 1)
System Reset
System Reset
System Reset except the On-Chip Debugger is
unaffected by the reset
STOP mode
Power-On Reset / Voltage Brown-Out System Reset
RESET pin assertion
DBG pin driven Low
System Reset
System Reset
Power-On Reset
Each device in the 64K Series contains an internal Power-On Reset (POR) circuit. The
POR circuit monitors the supply voltage and holds the device in the Reset state until the
supply voltage reaches a safe operating level. After the supply voltage exceeds the POR
PS019915-1005
Reset and STOP Mode Recovery