欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F4821PM020EC 参数 Datasheet PDF下载

Z8F4821PM020EC图片预览
型号: Z8F4821PM020EC
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能8位微控制器Z8喝采! -R 64K系列 [High Performance 8-Bit Microcontrollers Z8 Encore!-R 64K Series]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 299 页 / 1995 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F4821PM020EC的Datasheet PDF文件第214页浏览型号Z8F4821PM020EC的Datasheet PDF文件第215页浏览型号Z8F4821PM020EC的Datasheet PDF文件第216页浏览型号Z8F4821PM020EC的Datasheet PDF文件第217页浏览型号Z8F4821PM020EC的Datasheet PDF文件第219页浏览型号Z8F4821PM020EC的Datasheet PDF文件第220页浏览型号Z8F4821PM020EC的Datasheet PDF文件第221页浏览型号Z8F4821PM020EC的Datasheet PDF文件第222页  
Z8 Encore!
®
64K Series
Product Specification
198
finish the interrupt service routine it may be in and return the BRK instruction. When the
CPU returns to the BRK instruction it was previously looping on, it automatically sets the
DBGMODE bit and enter DEBUG mode.
Software detects that the majority of the OCD commands are still disabled when the eZ8
CPU is looping on a BRK instruction. The eZ8 CPU must be stopped and the part must be
in DEBUG mode before these commands can be issued.
Breakpoints in Flash Memory
The BRK instruction is opcode
00H
, which corresponds to the fully programmed state of a
byte in Flash memory. To implement a Breakpoint, write
00H
to the desired address, over-
writing the current instruction. To remove a Breakpoint, the corresponding page of Flash
memory must be erased and reprogrammed with the original data.
On-Chip Debugger Commands
The host communicates to the On-Chip Debugger by sending OCD commands using the
DBG interface. During normal operation, only a subset of the OCD commands are avail-
able. In DEBUG mode, all OCD commands become available unless the user code and
control registers are protected by programming the Read Protect Option Bit (RP). The
Read Protect Option Bit prevents the code in memory from being read out of the 64K
Series products. When this option is enabled, several of the OCD commands are disabled.
mand is described in further detail in the bulleted list following Table 100. Table 100 indi-
cates those commands that operate when the device is not in DEBUG mode (normal
operation) and those commands that are disabled by programming the Read Protect
Option Bit.
Table 100. On-Chip Debugger Commands
Enabled when NOT
Command Byte in DEBUG mode?
00H
02H
03H
04H
05H
06H
07H
Yes
Yes
-
Yes
Yes
-
-
Disabled by
Read Protect Option Bit
-
-
-
Cannot clear
DBGMODE
bit
-
Disabled
Disabled
Debug Command
Read OCD Revision
Read OCD Status Register
Read Runtime Counter
Write OCD Control Register
Read OCD Control Register
Write Program Counter
Read Program Counter
PS019915-1005
On-Chip Debugger