AD7224
TERMINOLOGY
TOTAL UNADJUSTED ERROR
V
OUT
=
D
•
V
REF
where
D
is a fractional representation of the digital input code
and can vary from 0 to 255/256.
OP-AMP SECTION
Total Unadjusted Error is a comprehensive specification which
includes full-scale error, relative accuracy and zero code error.
Maximum output voltage is V
REF
– 1 LSB (ideal), where 1 LSB
(ideal) is V
REF
/256. The LSB size will vary over the V
REF
range.
Hence the zero code error, relative to the LSB size, will increase
as V
REF
decreases. Accordingly, the total unadjusted error,
which includes the zero code error, will also vary in terms of
LSBs over the V
REF
range. As a result, total unadjusted error is
specified for a fixed reference voltage of +10 V.
RELATIVE ACCURACY
The voltage-mode D/A converter output is buffered by a unity
gain noninverting CMOS amplifier. This buffer amplifier is
capable of developing +10 V across a 2 kΩ load and can drive
capacitive loads of 3300 pF.
The AD7224 can be operated single or dual supply resulting in
different performance in some parameters from the output am-
plifier. In single supply operation (V
SS
= 0 V = AGND) the sink
capability of the amplifier, which is normally 400
µA,
is reduced
as the output voltage nears AGND. The full sink capability of
400
µA
is maintained over the full output voltage range by tying
V
SS
to –5 V. This is indicated in Figure 2.
500
V
SS
= –5V
400
Relative Accuracy or endpoint nonlinearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after al-
lowing for zero code error and full-scale error and is normally
expressed in LSBs or as a percentage of full-scale reading.
DIFFERENTIAL NONLINEARITY
I
SINK
–
µA
Differential Nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of
±
1 LSB max over
the operating temperature range ensures monotonicity.
DIGITAL FEEDTHROUGH
300
V
SS
= 0V
200
V
DD
= +15V
T
A
= 25°C
Digital Feedthrough is the glitch impulse transferred to the out-
put due to a change in the digital input code. It is specified in
nV secs and is measured at V
REF
= 0 V.
FULL-SCALE ERROR
100
0
0
2
4
6
V
OUT
– Volts
8
10
Full-Scale Error is defined as:
Measured Value – Zero Code Error – Ideal Value
Figure 2. Variation of I
SINK
with V
OUT
CIRCUIT INFORMATION
D/A SECTION
The AD7224 contains an 8-bit voltage-mode digital-to-analog
converter. The output voltage from the converter has the same
polarity as the reference voltage, allowing single supply opera-
tion. A novel DAC switch pair arrangement on the AD7224 al-
lows a reference voltage range from +2 V to +12.5 V.
The DAC consists of a highly stable, thin-film, R-2R ladder and
eight high speed NMOS single pole, double-throw switches.
The simplified circuit diagram for this DAC is shown in
Figure 1.
R
2R
V
REF
AGND
2R
DB0
R
2R
DB0
R
2R
DB0
2R
DB0
SHOWN FOR ALL 1's ON DAC
V
OUT
Settling-time for negative-going output signals approaching
AGND is similarly affected by V
SS
. Negative-going settling-time
for single supply operation is longer than for dual supply opera-
tion. Positive-going settling-time is not affected by V
SS
.
Additionally, the negative V
SS
gives more headroom to the out-
put amplifier which results in better zero code performance and
improved slew-rate at the output, than can be obtained in the
single supply mode.
DIGITAL SECTION
The AD7224 digital inputs are compatible with either TTL or
5 V CMOS levels. All logic inputs are static-protected MOS
gates with typical input currents of less than 1 nA. Internal in-
put protection is achieved by an on-chip distributed diode be-
tween DGND and each MOS gate. To minimize power supply
currents, it is recommended that the digital input voltages be
driven as close to the supply rails (V
DD
and DGND) as practi-
cally possible.
INTERFACE LOGIC INFORMATION
Figure 1. D/A Simplified Circuit Diagram
The input impedance at the V
REF
pin is code dependent and can
vary from 8 kΩ minimum to infinity. The lowest input imped-
ance occurs when the DAC is loaded with the digital code
01010101. Therefore, it is important that the reference presents
a low output impedance under changing load conditions. The
nodal capacitance at the reference terminals is also code depen-
dent and typically varies from 25 pF to 50 pF.
The V
OUT
pin can be considered as a digitally programmable
voltage source with an output voltage of:
REV. B
Table I shows the truth table for AD7224 operation. The part
contains two registers, an input register and a DAC register.
CS
and
WR
control the loading of the input register while
LDAC
and
WR
control the transfer of information from the input regis-
ter to the DAC register. Only the data held in the DAC register
will determine the analog output of the converter.
All control signals are level-triggered and therefore either or
both registers may be made transparent; the input register by
keeping
CS
and
WR
“LOW”, the DAC register by keeping
LDAC
and
WR
“LOW”. Input data is latched on the rising
edge of
WR.
–5–
AD [ ANALOG DEVICES ]
