欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8402AR10 参数 Datasheet PDF下载

AD8402AR10图片预览
型号: AD8402AR10
PDF下载: 下载PDF文件 查看货源
内容描述: 单/双/四通道数字电位器 [1-/2-/4-Channel Digital Potentiometers]
分类和应用: 转换器电位器数字电位计电阻器光电二极管PC
文件页数/大小: 20 页 / 497 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD8402AR10的Datasheet PDF文件第3页浏览型号AD8402AR10的Datasheet PDF文件第4页浏览型号AD8402AR10的Datasheet PDF文件第5页浏览型号AD8402AR10的Datasheet PDF文件第6页浏览型号AD8402AR10的Datasheet PDF文件第8页浏览型号AD8402AR10的Datasheet PDF文件第9页浏览型号AD8402AR10的Datasheet PDF文件第10页浏览型号AD8402AR10的Datasheet PDF文件第11页  
AD8400/AD8402/AD8403
AD8400 PIN DESCRIPTIONS
AD8403 PIN DESCRIPTIONS
Pin
1
2
3
Name
B1
GND
CS
Description
Terminal B RDAC
Ground
Chip Select Input, Active Low. When
CS
returns high data in the serial input register is
loaded into the DAC register.
Serial Data Input
Serial Clock Input, positive edge triggered
Positive power supply, specified for operation
at both +3 V and +5 V.
Wiper RDAC, addr = 00
2
Terminal A RDAC
Pin
1
2
3
4
5
6
7
8
9
10
Name
AGND2
B2
A2
W2
AGND4
B4
A4
W4
DGND
SHDN
Description
Analog Ground #2*
Terminal B RDAC #2
Terminal A RDAC #2
Wiper RDAC #2, addr = 01
2
Analog Ground #4*
Terminal B RDAC #4
Terminal A RDAC #4
Wiper RDAC #4, addr = 11
2
Digital Ground*
Active Low Input. Terminal A open circuit.
Shutdown controls variable resistors #1
through #4
Chip Select Input, Active Low. When
CS
returns high data in the serial input register
is decoded based on the address bits and
loaded into the target DAC register.
Serial Data Input
Serial Data Output, Open Drain transistor
requires pull-up resistor
Serial Clock Input, positive edge triggered
Active low reset to midscale; sets RDAC
registers to 80
H
Positive power supply, specified for
operation at both +3 V and +5 V
Analog Ground #3*
Wiper RDAC #3, addr = 10
2
Terminal A RDAC #3
Terminal B RDAC #3
Analog Ground #1*
Wiper RDAC #1, addr = 00
2
Terminal A RDAC #1
Terminal B RDAC #1
4
5
6
7
8
SDI
CLK
V
DD
W1
A1
11
AD8402 PIN DESCRIPTIONS
CS
Pin
1
2
3
4
5
6
7
Name
AGND
B2
A2
W2
DGND
SHDN
CS
Description
Analog Ground*
Terminal B RDAC #2
Terminal A RDAC #2
Wiper RDAC #2, Addr = 01
2
Digital Ground*
Terminal A open circuit. Shutdown controls
Variable Resistors #1 and #2
Chip Select Input, Active Low. When
CS
returns high data in the serial input register is
decoded based on the address bits and loaded
into the target DAC register.
Serial Data Input
Serial Clock Input, positive edge triggered
Active low reset to midscale; sets RDAC
registers to 80
H
Positive power supply, specified for operation
at both +3 V and +5 V
Wiper RDAC #1, addr = 00
2
Terminal A RDAC #1
Terminal B RDAC #1
12
13
14
15
16
17
18
19
20
21
22
23
24
SDI
SDO
CLK
RS
V
DD
AGND3
W3
A3
B3
AGND1
W1
A1
B1
8
9
10
11
12
13
14
SDI
CLK
RS
V
DD
W1
A1
B1
*All AGNDs must be connected to DGND.
*All AGNDs must be connected to DGND.
REV. B
–7–