欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD96685BR 参数 Datasheet PDF下载

AD96685BR图片预览
型号: AD96685BR
PDF下载: 下载PDF文件 查看货源
内容描述: 超高速比较器 [Ultrafast Comparators]
分类和应用: 比较器
文件页数/大小: 8 页 / 101 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD96685BR的Datasheet PDF文件第1页浏览型号AD96685BR的Datasheet PDF文件第2页浏览型号AD96685BR的Datasheet PDF文件第3页浏览型号AD96685BR的Datasheet PDF文件第4页浏览型号AD96685BR的Datasheet PDF文件第6页浏览型号AD96685BR的Datasheet PDF文件第7页浏览型号AD96685BR的Datasheet PDF文件第8页  
Typical Performance Characteristics–AD96685/AD96687
APPLICATIONS INFORMATION
The AD96685/AD96687 comparators are very high speed devices.
Consequently, high speed design techniques must be employed
to achieve the best performance. The most critical aspect of any
AD96685/AD96687 design is the use of a low impedance
ground plane.
Another area of particular importance is power supply decoupling.
Normally, both power supply connections should be separately
decoupled to ground through 0.1
µF
ceramic and 0.001
µF
mica
capacitors. The basic design of comparator circuits makes the
negative supply somewhat more sensitive to variations. As a
result, more attention should be placed on ensuring a “clean”
negative supply.
The LATCH ENABLE input is active LOW (latched). If the
latching function is not used, the LATCH ENABLE input should
be grounded (ground is an ECL logic HIGH). The
LATCH
ENABLE
input of the AD96687 should be tied to –2.0 V or left
“floating,” to disable the latching function. An alternate use of
the LATCH ENABLE input is as a hysteresis control input. By
varying the voltage at the LATCH ENABLE input for the
AD96685 and the differential voltage between both latch
inputs for the AD96687, small variations in the hysteresis can
be achieved.
Occasionally, one of the two comparator stages within the
AD96687 will not be used. The inputs of the unused comparator
should not be allowed to “float.” The high internal gain may
cause the output to oscillate (possibly affecting the other com-
parator which is being used) unless the output is forced into a
fixed state. This is easily accomplished by ensuring that the two
inputs are at least one diode drop apart, while also grounding
the LATCH ENABLE input.
The best performance will be achieved with the use of proper
ECL terminations. The open-emitter outputs of the AD96685/
AD96687 are designed to be terminated through 50
resis-
tors to –2.0 V, or any other equivalent ECL termination. If high
speed ECL signals must be routed more than a few centimeters,
MicroStrip or StripLine techniques may be required to ensure
proper transition times and prevent output ringing.
The AD96685/AD96687 have been specifically designed to
reduce propagation delay dispersion over an input overdrive
range of 100 mV to 1 V. Propagation delay dispersion is the
change in propagation delay which results from a change in
the degree of overdrive (how far the switching point is exceeded
by the input). The overall result is a higher degree of timing
accuracy since the AD96685/AD96687 are far less sensitive
to input variations than most comparator designs.
REV. D
–5–