AD5570
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
V
SS 1
V
DD 2
CLR
3
LDAC
4
16
REFGND
15
REFIN
14
REFGND
13
V
OUT
TOP VIEW
SYNC
5
(Not to Scale)
12
AGNDS
SCLK
6
11
AGND
AD5570
SDIN
7
SDO
8
10
PD
9
DGND
Figure 5. 16-Lead SSOP Pin Configuration (RS-16)
Table 5. Pin Function Descriptions
Pin No.
1
2
3
4
5
Mnemonic
V
SS
V
DD
CLR
LDAC
SYNC
Description
Negative Analog Supply Voltage. −12 V ± 5% to −15 V ± 10% for specified performance.
Positive Analog Supply Voltage. 12 V ± 5% to 15 V ± 10% for specified performance.
Level Sensitive, Active Low Input. A falling edge of CLR resets V
OUT
to AGND. The contents of the registers are
untouched.
Active Low Control Input. Transfers the contents of the input register to the DAC register. LDAC may be tied
permanently low, enabling the outputs to be updated on the rising edge of SYNC.
Active Low Control Input. This is the frame synchronization signal for the data. When SYNC goes low, it powers
on the SCLK and SDIN buffers and enables the input shift register. Data is transferred in on the falling edges of
the following 16 clocks.
Serial Clock Input. Data is clocked into the input register on the falling edge of the serial clock input. Data can
be transferred at rates of up to 8 MHz.
Serial Data Input. This device has a 16-bit register. Data is clocked into the register on the falling edge of the
serial clock input.
Serial Data Output. Can be used for daisy chaining a number of devices together or for reading back the data in
the shift register for diagnostic purposes. This is an open-drain output; it should be pulled to logic high with an
external pull-up resistor of ~5 kΩ.
Digital Ground. Ground reference for all digital circuitry.
Active Low Control Input. Allows the DAC to be put into a power-down state.
Analog Ground. Ground reference for all analog circuitry.
Analog Ground Sense. This is normally tied to AGND.
Analog Output Voltage.
This pin should be tied to 0 V.
Voltage Reference Input. This is internally buffered before being applied to the DAC. For bipolar ±10 V output
range, REFIN is 5 V.
This pin should be tied to 0 V.
6
7
8
SCLK
SDIN
SDO
9
10
11
12
13
14
15
16
DGND
PD
AGND
AGNDS
V
OUT
REFGND
REFIN
REFGND
Rev. 0 | Page 9 of 24
03760-0-005