欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-1032A 参数 Datasheet PDF下载

HDMP-1032A图片预览
型号: HDMP-1032A
PDF下载: 下载PDF文件 查看货源
内容描述: 发射器/接收器芯片组 [Transmitter/Receiver Chip Set]
分类和应用:
文件页数/大小: 32 页 / 249 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HDMP-1032A的Datasheet PDF文件第1页浏览型号HDMP-1032A的Datasheet PDF文件第2页浏览型号HDMP-1032A的Datasheet PDF文件第4页浏览型号HDMP-1032A的Datasheet PDF文件第5页浏览型号HDMP-1032A的Datasheet PDF文件第6页浏览型号HDMP-1032A的Datasheet PDF文件第7页浏览型号HDMP-1032A的Datasheet PDF文件第8页浏览型号HDMP-1032A的Datasheet PDF文件第9页  
Typical Applications  
Tx  
Rx  
RXCLK0/1  
REFCLK  
The HDMP-1032A/1034A chipset  
was designed for ease of use  
and flexibility. The customer can  
tailor the use of this product  
through the configuration of the  
link based on specific system re-  
quirements and application needs.  
Typical applications range from  
backplane serialization and bus  
extension to cellular base stations.  
TXCLK  
A) 16 BIT SIMPLEX TRANSMISSION  
Tx  
Rx  
Rx  
RXCLK0/1  
REFCLK  
TXCLK  
RXCLK0/1  
REFCLK  
All modes are built up from the  
basic simplex transmission mode  
as shown in Figure 1a.  
Rx  
RXCLK0/1  
REFCLK  
For digital video transmission,  
simplex links are common. The  
HDMP-1032A/1034A chipset can  
transmit 16 bits of parallel data  
in standard or broadcast simplex  
mode (Figures 1a, 1b).  
B) 16 BIT BROADCAST TRANSMISSION  
If the bus is 32 bits wide, the  
HDMP-1032A/1034A chipset is  
capable of sending this data word  
as two separate word segments  
with the use of an external mux  
and demux as shown in Figure  
1c. In this mode, the transmitter  
and receiver use the FLAG bit to  
indicate the first or second word  
segment. The HDMP-1032A/  
MUX  
Tx  
Rx  
DEMUX  
RXCLK0/1  
REFCLK  
TXCLK  
C) 32 BIT SIMPLEX TRANSMISSION  
Tx  
Rx  
Rx  
1034A chipset may also be con-  
figured in full duplex to achieve a  
32 bit wide bus extension. In ad-  
dition, 32 bit wide data can be  
transmitted over two parallel se-  
rial lines as shown in Figure 1d.  
RXCLK0/1  
REFCLK  
TXCLK  
TXCLK  
Tx  
RXCLK0/1  
REFCLK  
D) 32 BIT SIMPLEX TRANSMISSION  
Low latency bus extension of  
a 16 bit wide data bus may be  
achieved using the full duplex  
configuration (Figure 1e). In this  
mode, link startup is achieved  
by exchange of control words.  
Tx  
Rx  
Rx  
Tx  
RXCLK0/1  
REFCLK  
TXCLK  
RXCLK0/1  
REFCLK  
TXCLK  
E) 16 BIT DUPLEX TRANSMISSION  
Figure 1. Various configurations using the HDMP-1032A/1034A.  
3