FOR
FOR
enCoRe™ USB CY7C63722/23
CY7C63743
Free-running Timer
1 MHz
Clock
11 10
9
8
7
6
5
4
3
2
1
0
Prescaler
Mux
First Edge Hold
Bit 7, Reg 0x44
8-bit Capture Registers
Timer A Rising Edge Time
Rising
Edge
Detect
GPIO
P0.0
Timer A Falling Edge Time
Falling
Edge
Detect
Timer B Rising Edge Time
Timer B Falling Edge Time
Rising
Edge
GPIO
P0.1
Detect
Falling
Edge
Detect
Capture A Rising Int Enable
Bit 0, Reg 0x44
Capture Timer A Interrupt Request
Capture Timer B Interrupt Request
Capture A Falling Int Enable
Bit 1, Reg 0x44
Capture B Rising Int Enable
Bit 2, Reg 0x44
Capture B Falling Int Enable
Bit 3, Reg 0x44
Figure 19-1. Capture Timers Block Diagram
The four Capture Timer Data Registers are read-only, and are shown in Figure 19-2 through Figure 19-5.
Out of the 12-bit free running timer, the 8-bit captured in the Capture Timer Data Registers are determined by the Prescale Bit [2:0]
in the Capture Timer Configuration Register (Figure 19-7).
Bit #
Bit Name
Read/Write
Reset
7
6
5
4
3
2
1
0
Capture A Rising Data
R
0
R
0
R
0
R
0
R
0
R
0
R
0
R
0
Figure 19-2. Capture Timer A-Rising, Data Register (Address 0x40)
Document #: 38-08022 Rev. **
Page 33 of 58
CYPRESS [ CYPRESS ]
