欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNCLO-PSU-EU 参数 Datasheet PDF下载

VNCLO-PSU-EU图片预览
型号: VNCLO-PSU-EU
PDF下载: 下载PDF文件 查看货源
内容描述: Vinculo开发模块 [Vinculo Development Module]
分类和应用:
文件页数/大小: 25 页 / 702 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNCLO-PSU-EU的Datasheet PDF文件第9页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第10页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第11页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第12页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第14页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第15页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第16页浏览型号VNCLO-PSU-EU的Datasheet PDF文件第17页  
Document Reference No.: FT_000327  
Vinculo Development Module Datasheet Version 1.0  
Clearance No.: FTDI#173  
4 Configurable Pin outs  
4.1 UART Interface  
When the Vinculo data and control buses are configured as a UART interface, the interface implements a  
standard asynchronous serial UART port with flow control. The UART can support baud rates from  
300baud to 6Mbaud. The UART interface is described in more detail in the Vinculum-II datasheet please  
refer to: - FTDI website  
4.1.1 Signal Description UART Interface  
The UART signals can be programmed to a choice of available I/O pins. Table 4.1 explains the available  
pins for each of the UART signals. This is a subset of what the VNC2-64Q is capable of to avoid conflict  
with other functions on the Vinculo module.  
Available Pins  
Name  
Type  
Description  
Transmit asynchronous data output  
(Default J3-2)  
uart_txd  
uart_rxd  
J3-2, J3-5, J6-7, J7-1, J7-5  
Output  
Input  
Receive asynchronous data input  
(Default J3-1)  
J3-1, J3-6, J6-1, J6-4, J6-8, J7-2, J7-6  
J3-3, J3-7, J4-1, J6-2, J6-5, J7-3, J7-7  
J3-4, J3-8, J4-2, J6-3, J6-6, J7-4, J7-8  
uart_rts#  
uart_cts#  
Output  
Input  
Request To Send Control Output  
Clear To Send Control Input  
Data Acknowledge (Data Terminal  
Ready Control) Output  
J3-2, J3-5, J6-7, J7-1, J7-5  
uart_dtr#  
Output  
Data Request (Data Set Ready  
Control) Input  
J3-1, J3-6, J6-1, J6-4, J6-8, J7-2, J7-6  
J3-3, J3-7, J4-1, J6-2, J6-5, J7-3, J7-7  
uart_dsr#  
uart_dcd#  
Input  
Input  
Data Carrier Detect Control Input  
Ring Indicator Control Input. RI# low  
can be used to resume the PC USB  
Host controller from suspend.  
J3-4, J3-8, J4-2, J6-3, J6-6, J7-4, J7-8  
uart_ri#  
Input  
Enable Transmit Data for RS485  
designs. TXDEN may be used to  
signal that a transmit operation is in  
progress. The TXDEN signal will be  
set high one bit-time before data is  
transmitted and return low one bit  
time after the last bit of a data frame  
has been transmitted  
J3-2, J3-5, J6-7, J7-1, J7-5  
uart_tx_active  
Output  
Table 4.1 - Data and Control Bus Signal Mode Options UART  
Note: # defines active low signals.  
Copyright © 2010 Future Technology Devices International Limited  
9