欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74HC299DW 参数 Datasheet PDF下载

IN74HC299DW图片预览
型号: IN74HC299DW
PDF下载: 下载PDF文件 查看货源
内容描述: 与并行I的8位双向通用移位寄存器/ O [8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER WITH PARALLEL I/O]
分类和应用: 移位寄存器
文件页数/大小: 8 页 / 195 K
品牌: INTEGRAL [ INTEGRAL CORP. ]
 浏览型号IN74HC299DW的Datasheet PDF文件第2页浏览型号IN74HC299DW的Datasheet PDF文件第3页浏览型号IN74HC299DW的Datasheet PDF文件第4页浏览型号IN74HC299DW的Datasheet PDF文件第5页浏览型号IN74HC299DW的Datasheet PDF文件第6页浏览型号IN74HC299DW的Datasheet PDF文件第7页浏览型号IN74HC299DW的Datasheet PDF文件第8页  
IN74HC299
8-B
IT
B
IDIRECTIONAL
U
NIVERSAL
S
HIFT
R
EGISTER WITH
P
ARALLEL
I/O
High-Performance Silicon-Gate CMOS
The IN74HC299 is identical in pinout to the LS/ALS299. The
device inputs are compatible with standard CMOS outputs; with
pullup resistors, they are compatible with LS/ALSTTL outputs.
The IN74HC299features a multiplexed parallel input/output
data port to achieve full 8-bit handling in a 20 pin package. Due
to the large output drive capability and the 3-state feature, this
device is ideally suited for interface with bus lines in a bus-
oriented system.
Two Mode-Select inputs and two Output Enable inputs are
used to choose the mode of operation as listed in the Function
Table. Synchronous parallel loading is accomplished by taking
both Mode-Select lines, S
1
and S
2
, high. This places the outputs
in the high-impedance state, which permits data applied to the
data port to be clocked into the register. Reading out of the
register can be accomplished when the outputs are enabled. The
active-low asynchronous Reset overrides all other inputs.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA
High Noise Immunity Characteristic of CMOS Devices
ORDERING INFORMATION
IN74HC299N Plastic
IN74HC299DW SOIC
T
A
= -55° to 125° C for all
packages
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 20=V
CC
PIN 10 = GND
1