欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX545ACSD 参数 Datasheet PDF下载

MAX545ACSD图片预览
型号: MAX545ACSD
PDF下载: 下载PDF文件 查看货源
内容描述: + 5V ,串行输入,电压输出, 14位DAC [+5V, Serial-Input, Voltage-Output, 14-Bit DACs]
分类和应用: 转换器数模转换器光电二极管
文件页数/大小: 12 页 / 265 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX545ACSD的Datasheet PDF文件第4页浏览型号MAX545ACSD的Datasheet PDF文件第5页浏览型号MAX545ACSD的Datasheet PDF文件第6页浏览型号MAX545ACSD的Datasheet PDF文件第7页浏览型号MAX545ACSD的Datasheet PDF文件第9页浏览型号MAX545ACSD的Datasheet PDF文件第10页浏览型号MAX545ACSD的Datasheet PDF文件第11页浏览型号MAX545ACSD的Datasheet PDF文件第12页  
+5V, Serial-Input, Voltage-Output, 14-Bit DACs
MAX544/MAX545
Digital Interface
The MAX544/MAX545’s digital interface is a standard
3-wire connection compatible with SPI/QSPI/
MICROWIRE interfaces. The chip-select input (CS)
frames the serial data loading at the data-input pin
(DIN). Immediately following
CS’s
high-to-low transition,
the data is shifted synchronously and latched into the
input register on the rising edge of the serial clock input
(SCLK). After 16 bits (14 data bits, plus 2 sub-bits set to
zero) have been loaded into the serial input register, it
transfers its contents to the DAC latch on
CS’s
low-to-
high transition (Figure 3a). Note that if
CS
is not kept
low during the entire 16 SCLK cycles, data will be cor-
rupted. In this case, reload the DAC latch with a new
16-bit word.
Alternatively, for the MAX545,
LDAC
allows the DAC
latch to update asynchronously by pulling
LDAC
low
after
CS
goes high (Figure 3b). Hold
LDAC
high during
the data-loading sequence.
External Reference
The MAX544/MAX545 operate with external voltage ref-
erences from 2V to 3V. The reference voltage deter-
mines the DAC’s full-scale output voltage. Kelvin
connections are provided with the MAX545 for optimum
performance. The 2.5V MAX873A, with ±15mV initial
accuracy and a 7ppm/°C (max) temperature coeffi-
cient, is a good choice.
Power-On Reset
The MAX544/MAX545 have a power-on reset circuit to
set the DAC’s output to 0V in unipolar mode when V
DD
is first applied. This ensures that unwanted DAC output
voltages will not occur immediately following a system
power-up, such as after a loss of power. In bipolar
mode, the DAC output is set to -V
REF
.
Figure 3a. MAX544/MAX545 3-Wire Interface Timing Diagram (
LDAC
= DGND for MAX545)
SCLK
LDAC
; ; ;;
;;;
;;;
CS
DAC
UPDATED
SCLK
SUB-BITS
DIN
D13 D12 D11 D10 D9 D8 D7 D6
MSB
D5 D4 D3 D2 D1 D0 S1 S0
LSB
CS
SUB-BITS
DIN
D13 D12 D11 D10 D9 D8 D7 D6
MSB
D5 D4 D3 D2 D1 D0 S1
S0
LSB
DAC
UPDATED
Figure 3b. MAX545 4-Wire Interface Timing Diagram
8
_______________________________________________________________________________________