1Gb : x4, x8, x16 DDR3 SDRAM
Op e ra t io n s
t
Fig u re 84: WPRE Tim in g
CK
VTT
CK#
T1
t
WPRE begins
0V
DQS - DQS#
t
WPRE
T2
Resulting differential
signal relevant for
t
WPRE ends
t
WPRE specification
t
Fig u re 85: WPST Tim in g
CK
VTT
CK#
t
WPST
DQS - DQS#
0V
T1
Resulting differential
signal relevant for
WPST specification
t
WPST begins
t
T2
t
WPST ends
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_4.fm - Rev. D 8/1/08 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2006 Micron Technology, Inc. All rights reserved.
140