1Gb : x4, x8, x16 DDR3 SDRAM
Ele ct rica l Sp e cifica t io n s – DC a n d AC
Sle w Ra t e De fin it io n s fo r Diffe re n t ia l In p u t Sig n a ls
Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and
measured, as shown in Table 28 and Figure 23. The nominal slew rate for a rising signal
is defined as the slew rate between VIL(DIFF ) MAX and VIH(DIFF ) MIN. The nominal slew
rate for a falling signal is defined as the slew rate between VIH(DIFF ) MIN and
VIL(DIFF) MAX.
Ta b le 28:
Diffe re n t ia l In p u t Sle w Ra t e De fin it io n
Diffe re n t ia l In p u t
Sle w Ra t e s (Lin e a r
Sig n a ls)
Me a su re d
In p u t
Ed g e
Fro m
To
Ca lcu la t io n
CK and DQS
reference
Rising
VIL(DIFF) MAX
VIH(DIFF) MIN
VIH(DIFF) MIN - VIL(DIFF) MAX
ΔTR(DIFF)
Falling
VIH(DIFF) MIN
VIL(DIFF) MAX
VIH(DIFF) MIN - VIL(DIFF) MAX
ΔTF(DIFF)
Fig u re 23: No m in a l Diffe re n t ia l In p u t Sle w Ra t e De fin it io n fo r DQS, DQS# a n d CK, CK#
ΔTRDIFF
VIH(DIFF) MIN
0
VIL(DIFF) MAX
ΔTFDIFF
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_3.fm - Rev. D 8/1/08 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2006 Micron Technology, Inc. All rights reserved.
48
MDTIC [ Micon Design Technology Corporation ]
