欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCP4551T-103E/MS 参数 Datasheet PDF下载

MCP4551T-103E/MS图片预览
型号: MCP4551T-103E/MS
PDF下载: 下载PDF文件 查看货源
内容描述: 7/8位单/双I2C数字电位器具有易失性存储器 [7/8-Bit Single/Dual I2C Digital POT with Volatile Memory]
分类和应用: 转换器电位器数字电位计存储光电二极管PC
文件页数/大小: 88 页 / 2308 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号MCP4551T-103E/MS的Datasheet PDF文件第10页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第11页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第12页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第13页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第15页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第16页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第17页浏览型号MCP4551T-103E/MS的Datasheet PDF文件第18页  
MCP453X/455X/463X/465X  
103  
102  
100  
101  
SCL  
90  
106  
91  
92  
107  
SDA  
In  
110  
109  
109  
SDA  
Out  
2
FIGURE 1-2:  
I C Bus Data Timing.  
2
TABLE 1-2:  
I C BUS DATA REQUIREMENTS (SLAVE MODE)  
I2C AC Characteristics  
Standard Operating Conditions (unless otherwise specified)  
Operating Temperature –40°C TA +125°C (Extended)  
Operating Voltage VDD range is described in AC/DC characteristics  
Param.  
No.  
Sym  
Characteristic  
Min  
Max Units  
Conditions  
Clockhightime 100 kHz mode  
400 kHz mode  
4000  
600  
120  
60  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
1.8V-5.5V  
100  
THIGH  
2.7V-5.5V  
4.5V-5.5V  
4.5V-5.5V  
1.8V-5.5V  
2.7V-5.5V  
4.5V-5.5V  
4.5V-5.5V  
1.7 MHz mode  
3.4 MHz mode  
101  
TLOW  
Clock low time 100 kHz mode  
400 kHz mode  
4700  
1300  
320  
160  
1.7 MHz mode  
3.4 MHz mode  
Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region  
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.  
2: A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the  
requirement tSU;DAT 250 ns must then be met. This will automatically be the case if the device does not  
stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,  
it must output the next data bit to the SDA line  
TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before  
the SCL line is released.  
3: The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between VIH  
and VIL of the falling edge of the SCL signal. This specification is not a part of the I2C specification, but  
must be tested in order to ensure that the output data will meet the setup and hold specifications for the  
receiving device.  
4: Use Cb in pF for the calculations.  
5: Not Tested  
6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do  
not unintentionally create a Start or Stop condition.  
7: Ensured by the TAA 3.4 MHz specification test.  
DS22096A-page 14  
© 2008 Microchip Technology Inc.