MCP453X/455X/463X/465X
2
TABLE 1-2:
I C BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)
I2C AC Characteristics
Standard Operating Conditions (unless otherwise specified)
Operating Temperature
–40°C ≤ TA ≤ +125°C (Extended)
Operating Voltage VDD range is described in AC/DC characteristics
Param.
No.
Sym
Characteristic
Min
Max Units
Conditions
102A (5)
TRSCL
SCL rise time
100 kHz mode
400 kHz mode
1.7 MHz mode
1.7 MHz mode
—
20 + 0.1Cb
20
1000
300
80
ns
ns
ns
ns
Cb is specified to be from
10 to 400 pF (100 pF maxi-
mum for 3.4 MHz mode)
20
160
After a Repeated Start con-
dition or an Acknowledge
bit
3.4 MHz mode
3.4 MHz mode
10
10
40
80
ns
ns
After a Repeated Start
condition or an Acknowl-
edge bit
102B (5)
TRSDA
TFSCL
TFSDA
SDA rise time
SCL fall time
SDA fall time
100 kHz mode
400 kHz mode
1.7 MHz mode
3.4 MHz mode
100 kHz mode
400 kHz mode
1.7 MHz mode
3.4 MHz mode
100 kHz mode
—
1000
300
160
80
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
20 + 0.1Cb
20
10
103A (5)
—
300
300
80
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
20 + 0.1Cb
20
10
—
40
103B (5)
300
Cb is specified to be from
10 to 400 pF (100 pF max
for 3.4 MHz mode)
400 kHz mode 20 + 0.1Cb (4) 300
1.7 MHz mode
3.4 MHz mode
20
10
0
160
80
—
106
THD:DAT Data input hold 100 kHz mode
1.8V-5.5V, Note 6
2.7V-5.5V, Note 6
4.5V-5.5V, Note 6
4.5V-5.5V, Note 6
time
400 kHz mode
0
—
1.7 MHz mode
3.4 MHz mode
0
—
0
—
Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2: A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the
requirement tSU;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not
stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal,
it must output the next data bit to the SDA line
TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before
the SCL line is released.
3: The MCP46X1/MCP46X2 device must provide a data hold time to bridge the undefined part between VIH
and VIL of the falling edge of the SCL signal. This specification is not a part of the I2C specification, but
must be tested in order to ensure that the output data will meet the setup and hold specifications for the
receiving device.
4: Use Cb in pF for the calculations.
5: Not Tested
6: A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do
not unintentionally create a Start or Stop condition.
7: Ensured by the TAA 3.4 MHz specification test.
© 2008 Microchip Technology Inc.
DS22096A-page 15
MICROCHIP [ MICROCHIP ]
