08$$ 5RXWLQJ &R3UR.HVVRU 5&3 )DPLO\
',15($'< 2XWSXW
When DINREADY is HIGH, the synchronous port
accepted the current operation. This is affected by the
priority set for the DIN port and the processor port. Note,
DINREADY may be LOW for up to 800 CLK periods
after /RESET is taken HIGH. The JTAG interface is able
to set DINREADY to HIGH-Z. Active HIGH.
'287> @ 6WDWH 2XWSXW
DOUT[31:0] is the synchronous port data output. Data is
read out right aligned, least significant word first. The
address index (bits 25–0), SWEX flag (bit 26), PWEX flag
(bit 27), LQUEUE flag (bit 28), AQUEUE flag (bit 29),
Sync Port Match flag (bit 30), and Full flag (bit 31) may
also be read from this port before or after operation data
depending on configuration.
'2879$/,' 2XWSXW
/DOUTVALID indicates when new data is available at the
synchronous output port. /DOUTVALID is active LOW
for one CLK cycle. /DOUTVALID may be configured to
become active on the same clock as new DOUT becomes
valid or the CLK before. The JTAG interface is able to set
/DOUTVALID to HIGH-Z.
2( ,QSXW
/OE is the DOUT High Impedance control.
'287( ,QSXW
/DOUTE is the DOUT enable control. When the DOUT
data word is configured to be wider than the output port
then this strobe enables the next word(s) of the DOUT data
onto the DOUT pins.
352&'> @ %LGLUH.WLRQDO
The bi-directional Processor data port provides the
processor interface to the device. On write cycles, all
devices respond in parallel. On read cycles, the appro-
priate device responds without additional intervention
from the processor.
352&$> @ ,QSXW
Processor port address bus. Selects which device register
is accessed. Bit 0 is only used when the port is set to 16-bit
mode, otherwise it should be held at a valid logic level.
5: ,QSXW
R/W is the processor port read/write control pin. This pin
is HIGH for reads, LOW for writes.
3&6 ,QSXW
/PCS is the processor port chip select pin. When LOW this
pin indicates a cycle to the processor port. On write cycles
data must be set up to the rising edge of /PCS. On read
3LQ 'HV.ULSWLRQV
cycles /PCS controls the output enable of the PROCD bus.
Note that /PCS may be asynchronous to CLK.
352&5($'< 2XWSXW
When PROCREADY is HIGH, indicates the processor
read data is available or the processor write data is
accepted. Priority may be set between the DIN port and
the processor port. Note PROCREADY may be LOW for
up to 800 CLK periods after /RESET is taken HIGH. The
JTAG interface is able to set PROCREADY to HIGH-Z.
,17 2XWSXW
INT interrupt. Indicates the aged or learned queue has at
least one entry or a write exception occurred. The service
routine should either check the AQUEUE, LQUEUE, and
WEX registers, or bits 26–29 of the Address Index
register, to determine the cause. The interrupt is cleared
after the appropriate flag register has been read and will
not be reasserted until either the queue(s) are emptied and
then get at least one entry again, or another write exception
occurs. The JTAG interface is able to set INT to HIGH-Z.
5(6(7 ,QSXW
The /RESET input is used to reset the MUAA RCP.
/RESET must be asserted for at least 3 CLK periods.
&/. ,QSXW
The rising edge of CLK input is the device clock.
)) )XOO )ODJ 2XWSXW
/FF is active when the device (or chain of devices) is full.
/FF becomes inactive when any one device has two open
entries. The JTAG interface is able to set /FF to HIGH-Z.
&+$,1> @ ,QSXW
When two or more devices are chained they communicate
among themselves using the CHAIN[3:0] signals. See
Chaining section. Internally Pulled-up.
&+$,183 2XWSXW
When two or more devices are chained they communicate
among themselves using the CHAINUP signals. See
Chaining section. The JTAG interface is able to set
CHAINUP to HIGH-Z.
&+$,1'1 2XWSXW
When two or more devices are chained they communicate
among themselves using the CHAINDN signals. See
Chaining section. The JTAG interface is able to set
CHAINDOWN to HIGH-Z.
&+$,1&6 %LGLUH.WLRQDO
When two or more devices are chained they communicate
among themselves using the CHAINCS signals. See
Chaining section. Internally pulled up.
5HY
MUSIC [ MUSIC SEMICONDUCTORS ]
