欢迎访问ic37.com |
会员登录 免费注册
发布采购

DS92LV1212AMSA 参数 Datasheet PDF下载

DS92LV1212AMSA图片预览
型号: DS92LV1212AMSA
PDF下载: 下载PDF文件 查看货源
内容描述: 16-40 MHz的10位总线LVDS随机锁定解串器与嵌入式时钟恢复 [16-40 MHz 10-Bit Bus LVDS Random Lock Deserializer with Embedded Clock Recovery]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管时钟
文件页数/大小: 15 页 / 370 K
品牌: NSC [ NATIONAL SEMICONDUCTOR ]
 浏览型号DS92LV1212AMSA的Datasheet PDF文件第7页浏览型号DS92LV1212AMSA的Datasheet PDF文件第8页浏览型号DS92LV1212AMSA的Datasheet PDF文件第9页浏览型号DS92LV1212AMSA的Datasheet PDF文件第10页浏览型号DS92LV1212AMSA的Datasheet PDF文件第12页浏览型号DS92LV1212AMSA的Datasheet PDF文件第13页浏览型号DS92LV1212AMSA的Datasheet PDF文件第14页浏览型号DS92LV1212AMSA的Datasheet PDF文件第15页  
DS92LV1212A
Application Information
(Continued)
the receiver end. Please note that in point-to-point configu-
ration, the potential of offsetting the ground levels of the
Serializer vs. the Deserializer must be considered. Also, Bus
LVDS provides a +/− 1.2V common mode range at the
receiver inputs.
Failsafe Biasing for the DS92LV1212A
The DS92LV1212A has an improved input threshold sensi-
tivity of +/− 50mV versus +/− 100mV for the DS92LV1210 or
DS92LV1212. This allows for greater differential noise mar-
gin in the DS92LV1212A. However, in cases where the
receiver input is not being actively driven, the increased
sensitivity of the DS92LV1212A can pickup noise as a signal
and cause unintentional locking . For example, this can
occur when the input cable is disconnected.
External resistors can be added to the receiver circuit board
to prevent noise pick-up. Typically, the non-inverting receiver
input is pulled up and the inverting receiver input is pulled
down by high value resistors. the pull-up and pull-down
resistors (R
1
and R
2
) provide a current path through the
termination resistor (R
L
) which biases the receiver inputs
when they are not connected to an active driver. The value of
the pull-up and pull-down resistors should be chosen so that
enough current is drawn to provide a +15mV drop across the
termination resistor. Please see
Figure 11
for the Failsafe
Biasing Setup.
Using t
DJIT
and t
RNM
to Validate Signal Quality
The parameters t
DJIT
and t
RNM
can be used to generate an
eye pattern mask to validate signal quality in an actual
application or in simulation.
The parameter t
DJIT
measures the transmitter’s ability to
place data bits in the ideal position to be sampled by the
receiver. The typical t
DJIT
parameter of −80pS indicates that
the crossing point of the Tx data is 80pS ahead of the ideal
crossing point. The t
DJIT(min)
and t
DJIT(max)
parameters
specify the earliest and latest, repectively, time that a cross-
ing will occur relative to the ideal position.
The parameter t
RNM
is calculated by first measuring how
much of the ideal bit the receiver needs to ensure correct
sampling. After determining this amount, what remains of the
ideal bit that is available for external sources of noise is
called t
RNM
. It is the offset from t
DJIT(min or max)
for the test
mask within the eye opening.
The vertical limits of the mask are determined by the
DS92LV1212A receiver input threshold of +/− 50mV.
Please refer to the eye mask pattern of
Figure 12
for a
graphic representation of t
DJIT
and t
RNM
.
DS101387-26
The DS92LV1212A can be “Hot Inserted” into operating serial busses without interrupting bus communication. The random lock feature allows the
DS92LV1212A to synchronize to the bus traffic and receive data.
FIGURE 10. Random Lock Allows Hot Insertion into Serial Busses
DS101387-27
FIGURE 11. Failsafe Biasing Setup
11
www.national.com