Pin Diagram
DS92LV1212AMSA - Deserializer
DS101387-19
Deserializer Pin Description
Pin Name
I/O
No.
Description
±
ROUT
O
15–19,
24–28
Data Output. 9 mA CMOS level outputs.
RCLK_R/F
I
2
Recovered Clock Rising/Falling strobe select. TTL level input.
Selects RCLK active edge for strobing of ROUT data. High
selects rising edge. Low selects falling edge.
RI+
I
I
I
5
6
7
+ Serial Data Input. Non-inverting Bus LVDS differential input.
− Serial Data Input. Inverting Bus LVDS differential input.
RI−
PWRDN
Powerdown. TTL level input. PWRDN driven low shuts down the
PLL.
LOCK
O
10
LOCK goes low when the Deserializer PLL locks onto the
embedded clock edge. CMOS level output. Totem pole output
structure, does not directly support wire OR connection.
RCLK
REN
O
I
9
8
Recovered Clock. Parallel data rate clock recovered from
embedded clock. Used to strobe ROUT, CMOS level output.
Output Enable. TTL level input. TRI-STATEs ROUT0–ROUT9,
LOCK and RCLK when driven low.
DVCC
DGND
AVCC
I
I
I
I
I
21, 23
14, 20, 22
4, 11
Digital Circuit power supply.
Digital Circuit ground.
Analog power supply (PLL and Analog Circuits).
Analog ground (PLL and Analog Circuits).
AGND
REFCLK
1, 12, 13
3
Use this pin to supply a REFCLK signal for the internal PLL
frequency.
13
www.national.com