欢迎访问ic37.com |
会员登录 免费注册
发布采购

JS28F128J3D75A 参数 Datasheet PDF下载

JS28F128J3D75A图片预览
型号: JS28F128J3D75A
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash, 8MX16, 75ns, PDSO56, 14 X 20 MM, LEAD FREE, TSOP-56]
分类和应用: 光电二极管内存集成电路闪存
文件页数/大小: 66 页 / 769 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号JS28F128J3D75A的Datasheet PDF文件第5页浏览型号JS28F128J3D75A的Datasheet PDF文件第6页浏览型号JS28F128J3D75A的Datasheet PDF文件第7页浏览型号JS28F128J3D75A的Datasheet PDF文件第8页浏览型号JS28F128J3D75A的Datasheet PDF文件第10页浏览型号JS28F128J3D75A的Datasheet PDF文件第11页浏览型号JS28F128J3D75A的Datasheet PDF文件第12页浏览型号JS28F128J3D75A的Datasheet PDF文件第13页  
Numonyx™ Embedded Flash Memory (J3 v D, Monolithic)
Memory Blocks are selectively and individually lockable in-system. Individual block
locking uses block lock-bits to lock and unlock blocks. Block lock-bits gate block erase
and program operations. Lock-bit configuration operations set and clear lock-bits (using
the Set Block Lock-Bit and Clear Block Lock-Bits commands).
The Status Register indicates when the WSM’s block erase, program, or lock-bit
configuration operation completes.
The STS (status) output gives an additional indicator of WSM activity by providing both
a hardware signal of status (versus software polling) and status masking (interrupt
masking for background block erase, for example). Status indication using STS
minimizes both CPU overhead and system power consumption. When configured in
level mode (default mode), it acts as a RY/BY# signal. When low, STS indicates that the
WSM is performing a block erase, program, or lock-bit configuration. STS-high indicates
that the WSM is ready for a new command, block erase is suspended (and
programming is inactive), program is suspended, or the device is in reset/power-down
mode. Additionally, the configuration command allows the STS signal to be configured
to pulse on completion of programming and/or block erases.
Three CE signals are used to enable and disable the device. A unique CE logic design
(see
reduces decoder logic typically required for multi-chip designs. External logic is not
required when designing a single chip, a dual chip, or a 4-chip miniature card or SIMM
module.
The BYTE# signal allows either x8 or x16 read/writes to the device:
• BYTE#-low enables 8-bit mode; address A0 selects between the low byte and high
byte.
• BYTE#-high enables16-bit operation; address A1 becomes the lowest order
address and address A0 is not used (don’t care).
shows a device block diagram.
When the device is disabled (see
with CEx at VIH and RP# at VIH, the standby mode is
enabled. When RP# is at VIL, a further power-down mode is enabled which minimizes
power consumption and provides write protection during reset. A reset time (tPHQV) is
required from RP# going high until data outputs are valid. Likewise, the device has a
wake time (tPHWL) from RP#-high until writes to the CUI are recognized. With RP# at
VIL, the WSM is reset and the Status Register is cleared.
December 2007
316577-06
Datasheet
9