欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC100EP16VSD 参数 Datasheet PDF下载

MC100EP16VSD图片预览
型号: MC100EP16VSD
PDF下载: 下载PDF文件 查看货源
内容描述: 评估板手册高频SOIC 8 [Evaluation Board Manual for High Frequency SOIC 8]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
文件页数/大小: 20 页 / 203 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC100EP16VSD的Datasheet PDF文件第1页浏览型号MC100EP16VSD的Datasheet PDF文件第2页浏览型号MC100EP16VSD的Datasheet PDF文件第3页浏览型号MC100EP16VSD的Datasheet PDF文件第5页浏览型号MC100EP16VSD的Datasheet PDF文件第6页浏览型号MC100EP16VSD的Datasheet PDF文件第7页浏览型号MC100EP16VSD的Datasheet PDF文件第8页浏览型号MC100EP16VSD的Datasheet PDF文件第9页  
ECLSOIC8EVB
Evaluation Board Assembly Instructions
The 8−lead SOIC evaluation board is designed for
characterizing devices in a 50
W
laboratory environment
using high bandwidth equipment. Each signal trace on the
board has a via, which has an option of termination resistor
or bypassing capacitor depending on the input/output
configuration (see Table 1. Configuration List). Table 17
contains the Bill of Materials for this evaluation board.
Solder the Device on the Evaluation Board
The soldering can be accomplished by hand soldering or
soldering re−flow techniques. Make sure pin 1 of the device
is located next the white dotted mark U1 and all the pins are
aligned to the footprint pads. Solder the 8−lead SOIC device
to the evaluation board.
Connecting Power and Ground Planes
On the top side of the evaluation board solder the four
surface mount test point clips to the pads labeled V
CC
, V
EE
,
and GND. The V
CC
clip connects directly to pin 8 of the
device. The V
EE
clip connects directly to pin 5 of the device.
There are two GND clip footprints which can be connected
to the ground plane of the evaluation board depending on the
setup configuration.
It is recommended to solder 0.01
mF
capacitors to C1 and
C2 to reduce the unwanted noise from the power supplies.
C3 and C4 pads are provided for 0.1
mF
capacitor to further
diminish the noise from the power supplies. Adding
capacitors can improve edge rates, reduce overshoot and
undershoot.
Termination
For standard ECL lab setup and test, a split (dual) power
supply is required enabling the 50
W
internal impedance in
the oscilloscope to be used as a termination of the ECL
signals (V
TT
= V
CC
– 2.0 V, in split power supply setup, V
TT
is the system ground, V
CC
is 2.0 V, and V
EE
is –3.0 V or
–1.3 V; see Table 2: Power Supply Levels).
Table 2. Power Supply Levels
Power Supply
5.0 V
3.3 V
2.5 V
V
CC
2.0 V
2.0 V
2.0 V
V
EE
−3.0 V
−1.3 V
−0.5 V
GND
0.0 V
0.0 V
0.0 V
All ECL outputs need to be terminated to V
TT
(V
TT
= V
CC
–2.0 V = GND) via a 50
W
resistor in a split power supply
lab set−up. 0603 chip resistor pads are provided on the
bottom side of the evaluation board to terminate the ECL
driver (More information on termination is provided in
AN8020). Solder the chip resistors to the bottom side of the
board on the appropriate input of the device pins labeled R1,
R2, R3, R4, R6, and R7, depending on the specific device.
Installing the SMA Connectors
The power supply for voltage level translating device need
slight modification as indicated in Table 3. Power Supply
Levels for Translators.
Table 3. Power Supply Levels for Translators
V
CC
PECL Translators
3.3 V / 5.0 V
V
EE
0.0 V
GND
0.0 V
Each configuration indicates the number of SMA
connectors needed to populate an evaluation board for a
given configuration. Each input and output requires one
SMA connector. Attach all the required SMA connectors
onto the board and solder the connectors to the board. Please
note that alignment of the signal connector pin of the SMA
can influence the lab results. The reflection and launch of the
signals are largely influenced by imperfect alignment and
soldering of the SMA connector.
Validating the Assembled Board
After assembling the evaluation board, it is recommended
to perform continuity checks on all soldered areas before
commencing with the evaluation process. Time Domain
Reflectometry (TDR) is another highly recommended
validation test.
http://onsemi.com
4