欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM3I2508AG-08SR 参数 Datasheet PDF下载

ASM3I2508AG-08SR图片预览
型号: ASM3I2508AG-08SR
PDF下载: 下载PDF文件 查看货源
内容描述: 峰值EMI降低解决方案 [Peak EMI Reducing Solution]
分类和应用: 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
文件页数/大小: 9 页 / 396 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第2页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第3页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第4页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第5页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第6页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第7页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第8页浏览型号ASM3I2508AG-08SR的Datasheet PDF文件第9页  
February 2007
rev 1.4
Peak EMI Reducing Solution
Features
Generates an EMI optimized clocking signal at
output.
Input frequency – 14.31818MHz.
Frequency outputs:
120MHz (modulated) - default.
72MHz (modulated) or 48MHz (modulated)
selectable via I2C
± 1% Centre spread.
Modulation rate: 40KHz.
Byte Write via I2C
Supply voltage range 3.3V ± 0.3V.
Available in 8-pin SOIC Package.
Available in Commercial and Industrial
Temperature ranges.
ASM3P2508A
The ASM3P2508A allows significant system cost savings
by reducing the number of circuit board layers and
shielding that are required to pass EMI regulations. The
ASM3P2508A modulates the output of PLL in order to
spread the bandwidth of a synthesized clock, thereby
decreasing the peak amplitudes of its harmonics. This
results in significantly lower system EMI compared to the
typical narrow band signal produced by oscillators and
most clock generators. Lowering EMI by increasing a
signal’s bandwidth is called spread spectrum clock
generation.
The ASM3P2508A has a feature to power down the
72MHz/48MHz output by writing data into specific
registers in the device via I2C. By writing a ‘0’ into bit 1 of
Byte 0, the PLL block generating 72MHz / 48MHz can be
powered down. Writing ‘0’ into bit ‘7’ of Byte 1 selects an
output of 72 MHz on FOUT2CLK while a ‘1’ at the same
Product Description
The ASM3P2508A is a versatile spread spectrum
frequency
modulator.
The
ASM3P2508A
reduces
electromagnetic interference (EMI) at the clock source.
location selects a 48 MHz clock output. However, the I2C
block, crystal oscillator, and the PLL block generating
120MHz would be always running.
Block Diagram
V
DD
XIN
XOUT
Crystal
Oscillator
PLL 1
FOUT1CLK
(120MHz)
SCL
SDA
I2C
Interface
PLL 2
FOUT2CLK
(72 MHz / 48MHz)
V
SS
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.