R8C/24 Group, R8C/25 Group
1. Overview
1.3
Block Diagram
8
8
8
6
3
3
8
I/O ports
Peripheral functions
Port P0
Port P1
Port P2
Port P3
Port P4
Port P6
Timers
Timer RA (8 bits)
Timer RB (8 bits)
Timer RD
(16 bits
×
2 channels)
Timer RE (8 bits)
A/D converter
(10 bits
×
12 channels)
System clock
generation circuit
XIN-XOUT
High-speed on-chip oscillator
Low-speed on-chip oscillator
XCIN-XCOUT
UART or
clock synchronous serial I/O
(8 bits
×
2 channels)
I
2
C bus interface or clock synchronous
serial I/O with chip select
(8 bits
×
1 channel)
LIN module
(1 channel)
Watchdog timer
(15 bits)
R8C/Tiny Series CPU core
R0H
R1H
R2
R3
A0
A1
FB
R0L
R1L
SB
USP
ISP
INTB
PC
FLG
Memory
ROM
(1)
RAM
(2)
Multiplier
NOTES:
1. ROM size varies with MCU type.
2. RAM size varies with MCU type.
Figure 1.1
Block Diagram
Rev.3.00 Feb 29, 2008
REJ03B0117-0300
Page 4 of 51
RENESAS [ RENESAS TECHNOLOGY CORP ]
