欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28409ZC 参数 Datasheet PDF下载

CY28409ZC图片预览
型号: CY28409ZC
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器与差分SRC和CPU输出 [Clock Synthesizer with Differential SRC and CPU Outputs]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 16 页 / 218 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28409ZC的Datasheet PDF文件第8页浏览型号CY28409ZC的Datasheet PDF文件第9页浏览型号CY28409ZC的Datasheet PDF文件第10页浏览型号CY28409ZC的Datasheet PDF文件第11页浏览型号CY28409ZC的Datasheet PDF文件第13页浏览型号CY28409ZC的Datasheet PDF文件第14页浏览型号CY28409ZC的Datasheet PDF文件第15页浏览型号CY28409ZC的Datasheet PDF文件第16页  
CY28409  
Absolute Maximum Conditions  
Parameter  
VDD  
Description  
Core Supply Voltage  
Condition  
Min.  
–0.5  
–0.5  
Max.  
4.6  
Unit  
V
VDD_A  
VIN  
Analog Supply Voltage  
4.6  
V
Input Voltage  
Relative to VSS  
–0.5 VDD + 0.5 VDC  
TS  
Temperature, Storage  
Non-functional  
–65  
150  
70  
150  
15  
45  
°C  
°C  
TA  
Temperature, Operating Ambient  
Temperature, Junction  
Functional  
0
TJ  
Functional  
°C  
ØJC  
Dissipation, Junction to Case  
Dissipation, Junction to Ambient  
ESD Protection (Human Body Model)  
Flammability Rating  
Mil-Spec 883E Method 1012.1  
JEDEC (JESD 51)  
MIL-STD-883, Method 3015  
@ 1/8 in.  
°C/W  
°C/W  
V
ØJA  
ESDHBM  
UL–94  
MSL  
2000  
V–0  
1
Moisture Sensitivity Level  
Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.  
DC Electrical Specifications  
Parameter  
Description  
Condition  
Min.  
Max.  
Unit  
VDD_A,  
3.3V Operating Voltage  
3.3 5ꢀ  
3.135  
3.465  
V
VDD_REF,  
VDD_PCI,  
VDD_3V66,  
VDD_48,  
VDD_CPU  
VILI2C  
VIHI2C  
VIL  
Input Low Voltage  
SDATA, SCLK  
SDATA, SCLK  
2.2  
1.0  
V
V
Input High Voltage  
Input Low Voltage  
VSS – 0.5  
2.0  
0.8  
V
VIH  
Input High Voltage  
VDD + 0.5  
V
IIL  
Input Low Leakage Current  
Input High Leakage Current  
Output Low Voltage  
Output High Voltage  
High-impedance Output Current  
Dynamic Supply Current  
Input Pin Capacitance  
Output Pin Capacitance  
Pin Inductance  
except internal pull-ups resistors, 0 < VIN < VDD  
except internal pull-down resistors, 0 < VIN < VDD  
IOL = 1 mA  
–5  
PA  
PA  
V
IIH  
5
0.4  
VOL  
VOH  
IOZ  
IOH = –1 mA  
2.4  
V
–10  
10  
PA  
mA  
pF  
pF  
nH  
V
IDD  
All outputs loaded per Table 9 and Figure 11  
350  
5
CIN  
2
COUT  
LIN  
3
6
7
VXIH  
VXIL  
IPD3.3V  
Xin High Voltage  
0.7VDD  
VDD  
0.3VDD  
1
Xin Low Voltage  
0
V
Power-down Supply Current  
PD# Asserted  
mA  
AC Electrical Specifications  
Parameter  
Crystal  
TDC  
Description  
Condition  
Min.  
Max.  
Unit  
XIN Duty Cycle  
The device will operate reliably with input duty  
cycles up to 30/70 but the REF clock duty cycle  
will not be within specification  
47.5  
52.5  
TPERIOD  
XIN Period  
When XIN is driven from an external clock  
source  
69.841  
71.0  
ns  
TR / TF  
TCCJ  
XIN Rise and Fall Times  
XIN Cycle to Cycle Jitter  
Long-term Accuracy  
Measured between 0.3VDD and 0.7VDD  
As an average over 1-Ps duration  
Over 150 ms  
10.0  
500  
300  
ns  
ps  
LACC  
ppm  
Rev 1.0,November 22, 2006  
Page 12 of 16