欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28412OXC 参数 Datasheet PDF下载

CY28412OXC图片预览
型号: CY28412OXC
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟发生器Intel㈢的Grantsdale芯片组 [Clock Generator for Intel㈢ Grantsdale Chipset]
分类和应用: 晶体时钟发生器外围集成电路光电二极管
文件页数/大小: 16 页 / 205 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28412OXC的Datasheet PDF文件第1页浏览型号CY28412OXC的Datasheet PDF文件第2页浏览型号CY28412OXC的Datasheet PDF文件第3页浏览型号CY28412OXC的Datasheet PDF文件第5页浏览型号CY28412OXC的Datasheet PDF文件第6页浏览型号CY28412OXC的Datasheet PDF文件第7页浏览型号CY28412OXC的Datasheet PDF文件第8页浏览型号CY28412OXC的Datasheet PDF文件第9页  
CY28412
Table 3. Block Read and Block Write Protocol
(continued)
Block Write Protocol
Bit
....
....
....
....
....
....
......................
Data Byte (N – 1) – 8 bits
Acknowledge from slave
Data Byte N – 8 bits
Acknowledge from slave
Stop
Description
Bit
39:46
47
48:55
56
....
....
....
Table 4. Byte Read and Byte Write Protocol
Byte Write Protocol
Bit
1
2:8
9
10
11:18
Start
Slave address – 7 bits
Write = 0
Acknowledge from slave
Command Code – 8 bits
'100xxxxx' stands for byte operation, bits[6:0] of the
command code represents the offset of the byte to
be accessed
Acknowledge from slave
Data byte from master – 8 bits
Acknowledge from slave
Stop
Description
Bit
1
2:8
9
10
11:18
Start
Slave address – 7 bits
Write = 0
Acknowledge from slave
Command Code – 8 bits
'100xxxxx' stands for byte operation, bits[6:0] of
the command code represents the offset of the
byte to be accessed
Acknowledge from slave
Repeat start
Slave address – 7 bits
Read = 1
Acknowledge from slave
Data byte from slave – 8 bits
Acknowledge from master
Stop
Byte Read Protocol
Description
Block Read Protocol
Description
Data byte from slave – 8 bits
Acknowledge from master
Data byte from slave – 8 bits
Acknowledge from master
Data byte N from slave – 8 bits
Acknowledge from master
Stop
19
20:27
28
29
19
20
21:27
28
29
30:37
38
39
Control Registers
Byte 0:Control Register 0
Bit
7
6
5
4
3
2
1
0
@Pup
1
1
1
1
1
1
1
1
Name
CPUT2_ITP/SRCT6
CPUC2_ITP/SRCC6
SRC[T/C]5
SRC[T/C]4
SRC[T/C]3
SATAT/C]
SRC[T/C]2
SRC[T/C]1
SRC[T/C]0
Description
CPU[T/C]2_ITP/SRC[T/C]6 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]5 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]4 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]3 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SATA[T/C] Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]2 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]1 Output Enable
0 = Disable (Hi-Z), 1 = Enable
SRC[T/C]0 Output Enable
0 = Disable (Hi-Z), 1 = Enable
Rev 1.0, November 20, 2006
Page 4 of 16