CY28446
PD (Power down) Clarification
corresponding to the output of interest is programmed to “1”,
then both the “Diff clock” and the “Diff clock#” are LOW.
Figure 4 shows CPUT = 133 MHz and PD drive mode = ‘1’ for
all differential outputs. This diagram and description is appli-
cable to valid CPU frequencies 100, 133, 166 and 200 MHz. If
PD mode has the initial power-on state, PD must be asserted
HIGH in less than 10 Ps after asserting Vtt_PwrGd#. The
96_100_SSC follows the DOT waveform selected for 96 MHz
and the SRC waveform in 100 MHz mode.
The CKPWRGD/PWRDWN# pin is a dual-function pin. During
initial power-up, the pin functions as CKPWRGD. Once
CKPWRGD has been sampled HIGH by the clock chip, the pin
assumes PD# functionality. The PD# pin is an asynchronous
active LOW input used to shut off all clocks cleanly before
shutting off power to the device. This signal is synchronized
internal to the device before powering down the clock synthe-
sizer. PD# is also an asynchronous input for powering up the
system. When PD# is asserted LOW, all clocks need to be
driven to a LOW value and held before turning off the VCOs
and the crystal oscillator.
PD Deassertion
The power-up latency is less than 1.8 ms. This is the time from
the deassertion of the PD pin or the ramping of the power
supply until the time that stable clocks are output from the
clock chip. All differential outputs stopped in a three-state
condition resulting from power-down will be driven HIGH in
less than 300 Ps of PD deassertion to a voltage greater than
200 mV. After the clock chip’s internal PLL is powered up and
locked, all outputs will be enabled within a few clock cycles of
each other. Figure 5 is an example showing the relationship of
clocks coming up. It should be noted that 96_100_SSC will
follow the DOT waveform is selected for 96 MHz and the SRC
waveform when in 100-MHz mode.
PD (Power down) Assertion
When PD is sampled HIGH by two consecutive rising edges
of CPUC, all single-ended outputs will be held LOW on their
next HIGH-to-LOW transition and differential clocks must held
HIGH or tri-stated (depending on the state of the control
register drive mode bit) on the next diff clock# HIGH-to-LOW
transition within 4 clock periods. When the SMBus PD drive
mode bit corresponding to the differential (CPU, SRC, and
DOT) clock output of interest is programmed to ‘0’, the clock
output are held with “Diff clock” pin driven HIGH and “Diff
clock#” driven LOW. If the control register PD drive mode bit
PD
C PU T , 133M H z
C PU C , 133M H z
SR C T 100M H z
SR C C 100M H z
U SB, 48M H z
D O T 96T
D O T 96C
PC I, 33 M H z
R EF
Figure 4. Power down Assertion Timing Waveform
Tstable
<1.8 ms
PD
CPUT, 133MHz
CPUC, 133MHz
SRCT 100MHz
SRCC 100MHz
USB, 48MHz
DOT96T
DOT96C
PCI, 33MHz
REF
Tdrive_PW RDN#
<300 PV, >200 mV
Figure 5. Power-down Deassertion Timing Waveform
Rev 1.0,November 20, 2006
Page 10 of 19