欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第2页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第3页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第4页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第5页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第6页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第7页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第8页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第9页  
ST92F124/ST92F150/ST92F250
8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM,
E
3 TM
(EMULATED EEPROM), CAN 2.0B AND J1850 BLPD
Memories
– Internal Memory: Single Voltage FLASH up to 256
Kbytes, RAM up to 8Kbytes, 1K byte E
3 TM
(Emulat-
ed EEPROM)
– In-Application Programming (IAP)
– 224 general purpose registers (register file) availa-
ble as RAM, accumulators or index pointers
TQFP64
14x14
PQFP100
14x20
Clock, Reset and Supply Management
– Register-oriented 8/16 bit CORE with RUN, WFI,
SLOW, HALT and STOP modes
– 0-24 MHz Operation (Int. Clock), 4.5-5.5 V range
– PLL Clock Generator (3-5 MHz crystal)
– Minimum instruction time: 83 ns (24 MHz int. clock)
TQFP100
14x14
Communication Interfaces
– Serial Peripheral Interface (SPI) with Selectable
Master/Slave mode
– One Multiprotocol Serial Communications Interface
with asynchronous and synchronous capabilities
– One asynchronous Serial Communications Interface
with 13-bit LIN Synch Break generation capability
– J1850 Byte Level Protocol Decoder (JBLPD)
– Up to two full I²C multiple Master/Slave Interfaces
supporting Access Bus
– Up to two CAN 2.0B Active interfaces
Analog peripheral (low current coupling)
– 10-bit A/D Converter witvalh up to 16 robust input
channels
Up to 80 I/O pins
Interrupt Management
– 4 external fast interrupts + 1 NMI
– Up to 16 pins programmable as wake-up or addition-
al external interrupt with multi-level interrupt handler
DMA controller for reduced processor
overhead
Timers
– 16-bit Timer with 8-bit Prescaler, and Watchdog Tim-
er (activated by software or by hardware)
– 16-bit Standard Timer that can be used to generate
a time base independent of PLL Clock Generator
– Two 16-bit independent Extended Function Timers
(EFTs) with Prescaler, up to two Input Captures and
up to two Output Compares
– Two 16-bit Multifunction Timers, with Prescaler, up
to two Input Captures and up to two Output Com-
pares
Development Tools
– Free High performance Development environment
(IDE) based on Visual Debugger, Assembler, Linker,
and C-Compiler; Real Time Operating System (OS-
EK OS, CMX) and CAN drivers
– Hardware Emulator and Flash Programming Board
for development and ISP Flasher for production
ST92F150JDV1 ST92F250CV2
128K
256K
6K
8K
1K
1K
2 MFT, 2 EFT, 2 MFT, 2 EFT,
STIM, WD,
STIM, WD, 2 SCI,
2 SCI, SPI, I²C
SPI, 2 I²C
1)
16 x 10 bits
16 x 10 bits
2 CAN,J1850,
CAN, LIN Master
LIN Master
P/TQFP100
DEVICE SUMMARY
2)
Features
ST92F124R9 ST92F124V1 ST92F150CR9/1 ST92F150CV9/1
FLASH - bytes
64K
128K
64K/128K
64K/128K
RAM - bytes
2K
4K
2K/4K
2K/4K
3 TM
E
- bytes
1K
1K
1K
1K
Timers and
2 MFT, 2 EFT, 2 MFT, 2 EFT, 2 MFT, 2 EFT,
2 MFT, 2 EFT,
Serial
STIM, WD,
STIM, WD,
STIM, WD,
STIM, WD,
Interface
SCI, SPI, I²C 2 SCI, SPI, I²C SCI, SPI, I²C
2 SCI, SPI, I²C
ADC
16 x 10 bits
16 x 10 bits
16 x 10 bits
16 x 10 bits
Network Inter-
-
LIN Master
CAN
CAN, LIN Master
face
Packages
TQFP64
P/TQFP100
TQFP64
P/TQFP100
1) see
Section 12.4 on page 406
for important information
2) see
Table 71 on page 403
for the list of supported part numbers
Rev. 4.0
November 2004
1/426
9