欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S207C6T3 参数 Datasheet PDF下载

STM8S207C6T3图片预览
型号: STM8S207C6T3
PDF下载: 下载PDF文件 查看货源
内容描述: 性能线, 24兆赫STM8S 8位MCU ,高达128 KB闪存,集成的EEPROM , 10位ADC ,定时器, 2个UART , SPI , I²C , CAN [Performance line, 24 MHz STM8S 8-bit MCU, up to 128 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, 2 UARTs, SPI, I²C, CAN]
分类和应用: 闪存可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 103 页 / 1740 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM8S207C6T3的Datasheet PDF文件第58页浏览型号STM8S207C6T3的Datasheet PDF文件第59页浏览型号STM8S207C6T3的Datasheet PDF文件第60页浏览型号STM8S207C6T3的Datasheet PDF文件第61页浏览型号STM8S207C6T3的Datasheet PDF文件第63页浏览型号STM8S207C6T3的Datasheet PDF文件第64页浏览型号STM8S207C6T3的Datasheet PDF文件第65页浏览型号STM8S207C6T3的Datasheet PDF文件第66页  
Electrical characteristics
STM8S207xx, STM8S208xx
Total current consumption in halt mode
Table 26.
Symbol
Total current consumption in halt mode at V
DD
= 5 V, T
A
-40 to 85° C
Parameter
Conditions
Flash in operating mode, HSI
clock after wakeup
Typ
63.5
µA
Flash in powerdown mode, HSI
clock after wakeup
6.5
35
Max
Unit
I
DD(H)
Supply current in halt mode
Table 27.
Symbol
Total current consumption in halt mode at V
DD
= 3.3 V
Parameter
Conditions
Flash in operating mode, HSI clock after
wakeup
Typ
61.5
µA
Flash in powerdown mode, HSI clock after
wakeup
4.5
Unit
I
DD(H)
Supply current in halt mode
Low power mode wakeup times
Table 28.
Symbol
Wakeup times
Parameter
Wakeup time from wait
mode to run mode
f
CPU
= f
MASTER
= 16 MHz.
Flash in operating
mode
(5)
MVR voltage
regulator on
(4)
Flash in
powerdown
mode
0.56
1
(6)
2
Conditions
Typ
Max
(1)
See
note
(2)
Unit
t
WU(WFI)
3
µs
48
t
WU(AH)
Wakeup time active halt
mode to run mode.
(3)
MVR voltage
regulator off
HSI (after
Flash in operating wakeup)
mode
Flash in
powerdown
mode
50
52
54
t
WU(H)
Wakeup time from halt
mode to run mode
Flash in operating mode
Flash in powerdown mode
1. Data guaranteed by design, not tested in production.
2. t
WU(WFI)
= 2 x 1/f
master
+ 7 x 1/f
CPU
3. Measured from interrupt event to interrupt vector fetch.
4. Configured by the REGAH bit in the CLK_ICKR register.
5. Configured by the AHALT bit in the FLASH_CR1 register.
6. Plus 1 LSI clock depending on synchronization.
62/103
Doc ID 14733 Rev 9