欢迎访问ic37.com |
会员登录 免费注册
发布采购

132134 参数 Datasheet PDF下载

132134图片预览
型号: 132134
PDF下载: 下载PDF文件 查看货源
内容描述: EEG前端性能演示套件 [EEG Front-End Performance Demonstration Kit]
分类和应用: 连接器PC
文件页数/大小: 68 页 / 3385 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号132134的Datasheet PDF文件第15页浏览型号132134的Datasheet PDF文件第16页浏览型号132134的Datasheet PDF文件第17页浏览型号132134的Datasheet PDF文件第18页浏览型号132134的Datasheet PDF文件第20页浏览型号132134的Datasheet PDF文件第21页浏览型号132134的Datasheet PDF文件第22页浏览型号132134的Datasheet PDF文件第23页  
www.ti.com  
Using the Software: ADS1299 Control Registers and GUI  
GPIO and Other Registers tab  
Register Map tab  
Analysis tab: Provides different ways to analyze captured data in the time or frequency domain, with a  
series of related sub-tabs:  
Scope tab  
FFT tab  
Histogram tab  
Save tab: Provides options for saving data  
5.2 Global Channel Registers  
The first section under the Channel RegistersGlobal Channel Registers tab allows the user to  
manipulate the entire ADS1299 configuration and lead-off registers. The Global Channel Registers box  
includes Configuration Register 1 (controls daisy-chain/MRB mode, clock connection, and data rate);  
Configuration Register 2 (controls internal test source amplitude and frequency); Configuration Register 3  
(controls the reference buffer power-up/-down processes, the reference voltage, the bias drive  
enable/disable, and the bias reference); and the Lead-Off Control Register (controls the comparator  
threshold and the magnitude and frequency of the lead-off signal). shows the GUI panel to manipulate  
these registers and the respective settings for each.  
Figure 16. Channel Registers GUI for Global Registers  
5.3 Channel Control Registers  
The second section under the Channel Registers tab is the Channel Control Registers box. This panel  
allows the user to uniquely configure the front-end MUX for each channel. Additionally, at the top of the  
Channel Control Registers box is the option to globally set all channels to the same setting. The channel-  
specific MUX is illustrated in Figure 17. The panel snapshot for the channel control registers is shown in  
Figure 18. Figure 19 shows the register bit to control the switches which connect all channels negative  
input to SRB1 pin. This bit is located in “GPIO and other registers” tab.  
19  
SLAU443May 2012  
EEG Front-End Performance Demonstration Kit  
Submit Documentation Feedback  
Copyright © 2012, Texas Instruments Incorporated