RM48L930
RM48L730
RM48L530
www.ti.com
SPNS176–SEPTEMBER 2011
Extended Due to EMIF_WAIT
SETUP
STROBE
STROBE HOLD
EMIF_nCS[3:2]
EMIF_BA[1:0]
EMIF_ADDR[21:0]
EMIF_DATA[15:0]
28
25
EMIF_nWE
EMIF_WAIT
2
2
Asserted
Deasserted
Figure 4-14. EMIFnWAIT Write Timing Requirements
4.14.2.3 Read Timing (Synchronous RAM)
BASIC SDRAM
1
READ OPERATION
2
2
EMIF_CLK
4
3
5
7
7
EMIF_nCS[0]
6
EMIF_nDQM[1:0]
EMIF_BA[1:0]
8
8
EMIF_ADDR[21:0]
19
20
2 EM_CLK Delay
18
17
EMIF_DATA[15:0]
EMIF_nRAS
11
12
13
14
EMIF_nCAS
EMIF_nWE
Figure 4-15. Basic SDRAM Read Operation
Copyright © 2011, Texas Instruments Incorporated
System Information and Electrical Specifications
Submit Documentation Feedback
focus.ti.com: RM48L930 RM48L730 RM48L530
81