欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN65MLVD2DRBTG4 参数 Datasheet PDF下载

SN65MLVD2DRBTG4图片预览
型号: SN65MLVD2DRBTG4
PDF下载: 下载PDF文件 查看货源
内容描述: 单M- LVDS接收器 [SINGLE M-LVDS RECEIVERS]
分类和应用: 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
文件页数/大小: 17 页 / 341 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第9页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第10页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第11页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第12页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第14页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第15页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第16页浏览型号SN65MLVD2DRBTG4的Datasheet PDF文件第17页  
www.ti.com
SLLS767 – NOVEMBER 2006
TYPICAL CHARACTERISTICS (continued)
ADDED RECEIVER PERIOD JITTER
vs
CLOCK FREQUENCY
5
V
CC
= 3.3 V, T
A
= 25
º
C,
See Figure 4
4
5
V
CC
= 3.3 V, T
A
= 25
º
C,
See Figure 4
4
ADDED RECEIVER CYCLE-TO-CYCLE JITTER
vs
CLOCK FREQUENCY
t
jit(c-c)
rms - Cycle-to-Cycle Jitter - ps
t
jit(per)
rms - Period Jitter - ps
3
3
MLVD2 (Type 1)
2
MLVD2 (Type 1)
2
MLVD3 (Type 2)
1
1
MLVD3 (Type 2)
0
25
0
50
75
100
f
CLK
- Clock Frequency - MHz
125
25
75
100
50
f
CLK
- Clock Frequency - MHz
125
Figure 13.
Figure 14.
EYE PATTERNS
33.5 mV/div
666.9 ps/div
Figure 15. SN65MLVD2 Output (V
CC
= 3.3 V, C
L
= 15 pF) 250 Mbps 2
15
–1 PRBS
13